

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 50MHz |
| Connectivity | EBI/EMI, SMBus (2-Wire/I ² C), SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT |
| Number of I/O | 32 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V |
| Data Converters | A/D 8x8b, 8x10b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/c8051f127r |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Figure 20.4, 4-Wire Single Master and Slave Mode Connection Diagram | '6 |
|--|----------------|
| Figure 20.5. Master Mode Data/Clock Timing | 78 |
| Figure 20.6. Slave Mode Data/Clock Timing (CKPHA = 0) | '9 |
| Figure 20.7. Slave Mode Data/Clock Timing (CKPHA = 1) | '9 |
| Figure 20.8. SPI Master Timing (CKPHA = 0) | 33 |
| Figure 20.9. SPI Master Timing (CKPHA = 1) | 33 |
| Figure 20.10. SPI Slave Timing (CKPHA = 0) | 34 |
| Figure 20.11. SPI Slave Timing (CKPHA = 1) | 34 |
| 21.UART0 | |
| Figure 21.1. UARTO Block Diagram | 37 |
| Figure 21.2. UARTO Mode 0 Timing Diagram | 38 |
| Figure 21.3. UARTO Mode 0 Interconnect | 38 |
| Figure 21.4. UART0 Mode 1 Timing Diagram | 39 |
| Figure 21.5. UARTO Modes 2 and 3 Timing Diagram |) 1 |
| Figure 21.6. UART0 Modes 1, 2, and 3 Interconnect Diagram |)2 |
| Figure 21.7. UART Multi-Processor Mode Interconnect Diagram | 94 |
| 22.UÅRT1 | |
| Figure 22.1. UART1 Block Diagram 29 | 99 |
| Figure 22.2. UART1 Baud Rate Logic 30 |)0 |
| Figure 22.3. UART Interconnect Diagram 30 |)1 |
| Figure 22.4. 8-Bit UART Timing Diagram 30 |)1 |
| Figure 22.5. 9-Bit UART Timing Diagram 30 |)2 |
| Figure 22.6. UART Multi-Processor Mode Interconnect Diagram |)3 |
| 23. Timers | |
| Figure 23.1. T0 Mode 0 Block Diagram 31 | 0 |
| Figure 23.2. T0 Mode 2 Block Diagram 31 | 1 |
| Figure 23.3. T0 Mode 3 Block Diagram 31 | 2 |
| Figure 23.4. T2, 3, and 4 Capture Mode Block Diagram | 8 |
| Figure 23.5. Tn Auto-reload (T2,3,4) and Toggle Mode (T2,4) Block Diagram 31 | 9 |
| 24. Programmable Counter Array | |
| Figure 24.1. PCA Block Diagram 32 | 25 |
| Figure 24.2. PCA Counter/Timer Block Diagram | 26 |
| Figure 24.3. PCA Interrupt Block Diagram 32 | 28 |
| Figure 24.4. PCA Capture Mode Diagram 32 | 29 |
| Figure 24.5. PCA Software Timer Mode Diagram 33 | 30 |
| Figure 24.6. PCA High Speed Output Mode Diagram | 31 |
| Figure 24.7. PCA Frequency Output Mode 33 | 32 |
| Figure 24.8. PCA 8-Bit PWM Mode Diagram 33 | 33 |
| Figure 24.9. PCA 16-Bit PWM Mode 33 | 34 |
| 25.JTAG (IEEE 1149.1) | |



| | | Pin Nu | mbers | | | |
|----------------|--|--|----------------|----------------|---------------|---|
| Name | [•] F120 [•] F122 [•] F124 [•] F126 | [•] F121 [•] F123 [•] F125 [•] F127 | 'F130 'F132 | ʻF131 ʻF133 | Туре | Description |
| DAC1 | 99 | 63 | | | A Out | Digital to Analog Converter 1 Voltage Output. (See DAC Specification for complete descrip- tion). |
| P0.0 | 62 | 55 | 62 | 55 | D I/O | Port 0.0. See Port Input/Output section for complete description. |
| P0.1 | 61 | 54 | 61 | 54 | D I/O | Port 0.1. See Port Input/Output section for complete description. |
| P0.2 | 60 | 53 | 60 | 53 | D I/O | Port 0.2. See Port Input/Output section for complete description. |
| P0.3 | 59 | 52 | 59 | 52 | D I/O | Port 0.3. See Port Input/Output section for complete description. |
| P0.4 | 58 | 51 | 58 | 51 | D I/O | Port 0.4. See Port Input/Output section for complete description. |
| ALE/P0.5 | 57 | 50 | 57 | 50 | D I/O | ALE Strobe for External Memory Address bus (multiplexed mode) Port 0.5 See Port Input/Output section for complete description. |
| RD/P0.6 | 56 | 49 | 56 | 49 | D I/O | /RD Strobe for External Memory Address bus Port 0.6 See Port Input/Output section for complete description. |
| WR/P0.7 | 55 | 48 | 55 | 48 | D I/O | /WR Strobe for External Memory Address bus Port 0.7 See Port Input/Output section for complete description. |
| AIN2.0/A8/P1.0 | 36 | 29 | 36 | 29 | A In D I/O | ADC2 Input Channel 0 (See ADC2 Specification for complete description). Bit 8 External Memory Address bus (Non-multi- plexed mode) Port 1.0 See Port Input/Output section for complete description. |
| AIN2.1/A9/P1.1 | 35 | 28 | 35 | 28 | A In D I/O | Port 1.1. See Port Input/Output section for complete description. |

Table 4.1. Pin Definitions (Continued)



The Temperature Sensor transfer function is shown in Figure 5.2. The output voltage (V_{TEMP}) is the PGA input when the Temperature Sensor is selected by bits AMX0AD3-0 in register AMX0SL; this voltage will be amplified by the PGA according to the user-programmed PGA settings. Typical values for the Slope and Offset parameters can be found in Table 5.1.



Figure 5.2. Typical Temperature Sensor Transfer Function



SFR Definition 5.9. ADC0LTH: ADC0 Less-Than Data High Byte



SFR Definition 5.10. ADC0LTL: ADC0 Less-Than Data Low Byte





| SFR Page SFR Addre | ess: 0xBC | | | | | | | |
|-----------------------|--|--|--|---|------------------------|----------------------|-------------|-------------|
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| AD0SC | AD0SC3 | AD0SC2 | AD0SC1 | AD0SC0 | AMP0GN2 | AMP0GN1 | AMP0GN0 | 11111000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | - |
| Bits7–3: | AD0SC4–0: ADC0 SAR Conversion Clock Period Bits. SAR Conversion clock is derived from system clock by the following equation, where <i>AD0SC</i> refers to the 5-bit value held in AD0SC4-0, and <i>CLK_{SAR0}</i> refers to the desired ADC0 SAR clock (Note: the ADC0 SAR Conversion Clock should be less than or equal to 2.5 MHz). $AD0SC = \frac{SYSCLK}{2 \times CLK_{SAR0}} - 1 \qquad (AD0SC > 00000b)$ | | | | | | | |
| Bits2–0: | When the AD to facilitate fa AMP0GN2-0 000: Gain = 1 001: Gain = 2 010: Gain = 2 011: Gain = 4 10x: Gain = 1 11x: Gain = 0 | 2 × CLR _S 00SC bits ar 1ster ADC c 2 4 3 6 0.5 | 4 <i>R</i> 0 e equal to (onversions ernal Amplif | 00000b, the at slower S ier Gain (P | SAR Conve YSCLK spe | ersion clock eds. | is equal to |) SYSCLK |

SFR Definition 6.3. ADC0CF: ADC0 Configuration



6.3. ADC0 Programmable Window Detector

The ADC0 Programmable Window Detector continuously compares the ADC0 output to user-programmed limits, and notifies the system when an out-of-bound condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in ADC0CN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC0 Greater-Than and ADC0 Less-Than registers (ADC0GTH, ADC0GTL, ADC0LTH, and ADC0LTL). Reference comparisons are shown starting on page 87. Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADC0GTx and ADC0LTx registers.

SFR Definition 6.7. ADC0GTH: ADC0 Greater-Than Data High Byte



SFR Definition 6.8. ADC0GTL: ADC0 Greater-Than Data Low Byte







Figure 6.6. 10-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data



SFR Definition 8.4. DAC1H: DAC1 High Byte



SFR Definition 8.5. DAC1L: DAC1 Low Byte



9. Voltage Reference

The voltage reference options available on the C8051F12x and C8051F13x device families vary according to the device capabilities.

All devices include an internal voltage reference circuit, consisting of a 1.2 V, 15 ppm/°C (typical) bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed via the VREF pin to external system components or to the voltage reference input pins. The maximum load seen by the VREF pin must be less than 200 μ A to AGND. Bypass capacitors of 0.1 μ F and 4.7 μ F are recommended from the VREF pin to AGND.

The Reference Control Register, REF0CN enables/disables the internal reference generator and the internal temperature sensor on all devices. The BIASE bit in REF0CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than 1 μ A (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to logic 1. If the internal reference is not used, REFBE may be set to logic 0. Note that the BIASE bit must be set to logic 1 if any DACs or ADCs are used, regardless of whether the voltage reference is derived from the on-chip reference or supplied by an off-chip source. If no ADCs or DACs are being used, both of these bits can be set to logic 0 to conserve power.

When enabled, the temperature sensor connects to the highest order input of the ADC0 input multiplexer. The TEMPE bit within REF0CN enables and disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state. Any ADC measurements performed on the sensor while disabled will result in undefined data.

The electrical specifications for the internal voltage reference are given in Table 9.1.

9.1. Reference Configuration on the C8051F120/2/4/6

On the C8051F120/2/4/6 devices, the REF0CN register also allows selection of the voltage reference source for ADC0 and ADC2, as shown in SFR Definition 9.1. Bits AD0VRS and AD2VRS in the REF0CN register select the ADC0 and ADC2 voltage reference sources, respectively. Three voltage reference input pins allow each ADC and the two DACs to reference an external voltage reference or the on-chip voltage reference output (with an external connection). ADC0 may also reference the DAC0 output internally, and ADC2 may reference the analog power supply voltage, via the VREF multiplexers shown in Figure 9.1.



13.1. Power-on Reset

The C8051F120/1/2/3/4/5/6/7 family incorporates a power supply monitor that holds the MCU in the reset state until V_{DD} rises above the V_{RST} level during power-up. See Figure 13.2 for timing diagram, and refer to Table 13.1 for the Electrical Characteristics of the power supply monitor circuit. The RST pin is asserted low until the end of the 100 ms V_{DD} Monitor timeout in order to allow the V_{DD} supply to stabilize. The V_{DD} Monitor reset is enabled and disabled using the external V_{DD} monitor enable pin (MONEN). When the V_{DD} Monitor is enabled, it is selected as a reset source using the PORSF bit. If the RSTSRC register is written by firmware, PORSF (RSTSRC.1) must be written to '1' for the V_{DD} Monitor to be effective.

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. All of the other reset flags in the RSTSRC Register are indeterminate. PORSF is cleared by all other resets. Since all resets cause program execution to begin at the same location (0x0000) software can read the PORSF flag to determine if a power-up was the cause of reset. The contents of internal data memory should be assumed to be undefined after a power-on reset.





13.2. Power-fail Reset

When a power-down transition or power irregularity causes V_{DD} to drop below V_{RST} , the power supply monitor will drive the \overline{RST} pin low and return the CIP-51 to the reset state. When V_{DD} returns to a level above VRST, the CIP-51 will leave the reset state in the same manner as that for the power-on reset (see Figure 13.2). Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if V_{DD} dropped below the level required for data retention. If the PORSF flag is set to logic 1, the data may no longer be valid.



| SFR Definition 14.6. PLL0DIV: PLL Pre-divid |
|---|
|---|

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|--|------|------|-------|-------|-------|-------|-------|-------------|
| - | - | - | PLLM4 | PLLM3 | PLLM2 | PLLM1 | PLLM0 | 0000001 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | _ |
| SFR Address: 0x8D SFR Page: F Bits 7–5: UNUSED: Read = 000b; Write = don't care. Bits 4–0: PLLM4–0: PLL Reference Clock Pre-divider. These bits select the pre-divide value of the PLL reference clock. When set to any non-zero value, the reference clock will be divided by the value in PLLM4–0. When set to '00000b', the reference clock will be divided by 32 | | | | | | | | |

SFR Definition 14.7. PLL0MUL: PLL Clock Scaler





17.5.3. Split Mode with Bank Select

When EMI0CF.[3:2] are set to '10', the XRAM memory map is split into two areas, on-chip space and offchip space.

- Effective addresses below the 8k boundary will access on-chip XRAM space.
- Effective addresses above the 8k boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is onchip or off-chip. The upper 8-bits of the Address Bus A[15:8] are determined by EMI0CN, and the lower 8-bits of the Address Bus A[7:0] are determined by R0 or R1. All 16-bits of the Address Bus A[15:0] are driven in "Bank Select" mode.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is onchip or off-chip, and the full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

17.5.4. External Only

When EMI0CF[3:2] are set to '11', all MOVX operations are directed to off-chip space. On-chip XRAM is not visible to the CPU. This mode is useful for accessing off-chip memory located between 0x0000 and the 8k boundary.

- 8-bit MOVX operations ignore the contents of EMI0CN. The upper Address bits A[15:8] are not driven (identical behavior to an off-chip access in "Split Mode without Bank Select" described above). This allows the user to manipulate the upper address bits at will by setting the Port state directly. The lower 8-bits of the effective address A[7:0] are determined by the contents of R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine the effective address A[15:0]. The full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

17.6. EMIF Timing

The timing parameters of the External Memory Interface can be configured to enable connection to devices having different setup and hold time requirements. The Address Setup time, Address Hold time, / RD and /WR strobe widths, and in multiplexed mode, the width of the ALE pulse are all programmable in units of SYSCLK periods through EMI0TC, shown in SFR Definition 17.3, and EMI0CF[1:0].

The timing for an off-chip MOVX instruction can be calculated by adding 4 SYSCLK cycles to the timing parameters defined by the EMI0TC register. Assuming non-multiplexed operation, the minimum execution time for an off-chip XRAM operation is 5 SYSCLK cycles (1 SYSCLK for /RD or /WR pulse + 4 SYSCLKs). For multiplexed operations, the Address Latch Enable signal will require a minimum of 2 additional SYSCLK cycles. Therefore, the minimum execution time for an off-chip XRAM operation in multiplexed mode is 7 SYSCLK cycles (2 for /ALE + 1 for /RD or /WR + 4). The programmable setup and hold times default to the maximum delay settings after a reset. Table 17.1 lists the ac parameters for the External Memory Interface, and Figure 17.4 through Figure 17.9 show the timing diagrams for the different External Memory Interface modes and MOVX operations.



| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
|---|---------------------|-------------|----------------------------|---------------------------|------------|----------------|------|-------------|-------------|
| | EAS1 | EAS0 | ERW3 | EWR2 | EWR1 | EWR0 | EAH1 | EAH0 | 11111111 |
| | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | - |
| | | | | | | | | SFR Address | :: 0xA1 |
| | | | | | | | | SFR Page | e: 0 |
| в | its7–6 [.] | FAS1_0. EM | IIF Address | Setup Tim | e Bits | | | | |
| | | 00: Address | setup time | = 0 SYSCL | K cvcles. | | | | |
| | | 01: Address | setup time | = 1 SYSCL | K cycle. | | | | |
| | | 10: Address | setup time | = 2 SYSCL | K cycles. | | | | |
| | | 11: Address | setup time | = 3 SYSCL | K cycles. | | | | |
| В | its5–2: | EWR3-0: EN | MIF /WR an | d /RD Puls | e-Width Co | ntrol Bits. | | | |
| | | 0000: /WR a | nd /RD pul | se width = 1 | SYSCLK | cycle. | | | |
| | | 0001: /WR a | nd /RD pul: | se width = 2 | 2 SYSCLK (| cycles. | | | |
| | | 0010: /WR a | nd /RD pul | se width = 3 | | cycles. | | | |
| | | 0011: /WR a | na /RD puis nd /RD puik | se width = 4 | SISULK (| ycies. | | | |
| | | 0100./WR a | nd /RD pul | se width – 6 | | yues. Nules | | | |
| | | 0110: /WR a | nd /RD pul | se width = 7 | SYSCIK (| vcles. | | | |
| | | 0111: /WR a | nd /RD puls | se width = 8 | SYSCLK | vcles. | | | |
| | | 1000: /WR a | nd /RD pul | se width = 9 | SYSCLK (| vcles. | | | |
| | | 1001: /WR a | nd /RD pul | se width = | 10 SYSCLK | Cycles. | | | |
| | | 1010: /WR a | nd /RD puls | se width = 1 | 1 SYSCLK | cycles. | | | |
| | | 1011: /WR a | nd /RD puls | se width = 1 | 2 SYSCLK | cycles. | | | |
| | | 1100: /WR a | nd /RD puls | se width = 1 | 3 SYSCLK | cycles. | | | |
| | | 1101: /WR a | nd /RD puls | se width = 1 | 4 SYSCLK | cycles. | | | |
| | | 1110: /WR a | nd /RD puls | se width = 1 | 5 SYSCLK | cycles. | | | |
| Б | | 1111: /WR a | nd /RD puis | se width = 1 | 6 SYSCLK | cycles. | | | |
| В | Its1-0: | EAH1-0: EN | held time | | BITS. | | | | |
| | | 00. Address | hold time = | : U STSULM . 1 SVSCI k | Cycles. | | | | |
| | | 10: Address | hold time - | | Coveles | | | | |
| | | 11: Address | hold time = | 3 SYSCI K | cvcles | | | | |
| | | , | | 5 0 1 0 0 E N | , | | | | |
| | | | | | | | | | |

SFR Definition 17.3. EMI0TC: External Memory Timing Control



Table 18.1. Port I/O DC Electrical Characteristics

 V_{DD} = 2.7 to 3.6 V, -40 to +85 °C unless otherwise specified.

| Parameter | Conditions | Min | Тур | Max | Units |
|--------------------------|---|---|-----------------------|--------------------------|-------|
| Output High Voltage | I _{OH} = -3 mA, Port I/O Push-Pull I _{OH} = -10 μA, Port I/O Push-Pull | $V_{DD} - 0.7$ $V_{DD} - 0.1$ | | | V |
| | I _{OH} = -10 mA, Port I/O Push-Pull | | V _{DD} – 0.8 | | |
| Output Low Voltage | I _{OL} = 8.5 mA I _{OL} = 10 μA | | | 0.6 0.1 | V |
| | I _{OL} = 25 mA | | 1.0 | | |
| Input High Voltage (VIH) | | $0.7 \mathrm{x} \mathrm{V}_\mathrm{DD}$ | | | |
| Input Low Voltage (VIL) | | | | 0.3 x V _{DD} | |
| Input Leakage Current | DGND < Port Pin < V _{DD} , Pin Tri-state Weak Pullup Off | | | ± 1 | μA |
| | Weak Pullup On | | 10 | | |
| Input Capacitance | | | 5 | | pF |



NOTES:



| DAM | DAA | DAA | D 444 | DAA | DAM | DAA | D 444 | Decet Males | | | |
|-------------|---|---------------------------|------------------------------|---------------|--------------------|-------------|-----------------|----------------|--|--|--|
| R/W SMOO | R/W | | | | R/W RB80 | | R/W RIO | | | | |
| 00000 | SINITO | | | TDOU | IXD00 | 110 | NIO | Bit | | | |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Addressable | | | |
| | | | | | | | SFR Address | : 0x98 | | | |
| | | | SFR Page | : 0 | | | | | | | |
| Rite7 6 | 6. SM00-SM10. Serial Port Operation Mode: | | | | | | | | | | |
| DIISI = 0. | Write: | | | | | | | | | | |
| | When writ | ten, these b | oits select the | Serial Por | t Operation | Mode as f | ollows: | | | | |
| | | , | | | | | | | | | |
| | SM00 | SM10 | | Mod | e | |] | | | | |
| | 0 | 0 | Mode | e 0: Synchi | ronous Moo | le | | | | | |
| | 0 | 1 | Mode 1: 8- | Bit UART, ` | Variable Ba | ud Rate | | | | | |
| | 1 | 0 | Mode 2: 9 | Bit UART, | Fixed Bau | d Rate | | | | | |
| | 1 | 1 | Mode 3: 9- | Bit UART, ' | Variable Ba | ud Rate | | | | | |
| | . | | | | | | | | | | |
| D:+5 | Reading th | hese bits re | turns the curi | tion Enchu |) mode as (| defined abo | ove. | | | | |
| BID: | SIVIZU: IVIU | ntiprocesso | r Communica t is depender | tion Enable | e. Arial Port ∩ | neration M | odo | | | | |
| | Mode 0: N | lo effect | t is depender | | | | oue. | | | | |
| | Mode 1: C | hecks for v | alid stop bit. | | | | | | | | |
| | 0: | Logic level | of stop bit is | ignored. | | | | | | | |
| | 1: | RIO will onl | y be activate | d if stop bit | is logic lev | el 1. | | | | | |
| | Mode 2 ar | nd 3: Multip | rocessor Con | nmunicatio | ns Enable. | | | | | | |
| | 0: | Logic level | of ninth bit is | ignored. | | | | | | | |
| | 1: | RIU is set a | and an interru | pt is gener | ated only w | when the nu | nth bit is logi | c 1 and the | | | |
| Bit∕⊡ | | coivo Enab | iches the UAI | < TO addres | s or the br | Jaucast au | uless. | | | | |
| Dit4. | This bit en | ables/disat | oles the UAR | F0 receiver | , | | | | | | |
| | 0: UARTO | reception d | lisabled. | | • | | | | | | |
| | 1: UART0 | reception e | nabled. | | | | | | | | |
| Bit3: | TB80: Nin | th Transmis | sion Bit. | | | | | | | | |
| | The logic l | evel of this | bit will be ass | igned to th | e ninth tran | smission b | it in Modes 2 | 2 and 3. It is | | | |
| D:40. | not used in | n Modes 0 a | and 1. Set o | r cleared b | y software | as required | J. | | | | |
| BITZ: | The bit is | in Receive | BIT. A logic level (| of the ninth | hit receive | d in Modes | 2 and 3 In | Mode 1 if | | | |
| | SM20 is lo | assigned in |) is assigned | the logic le | vel of the re | ceived sto | n hit RB8 is | not used in | | | |
| | Mode 0. | gio 0, 1000 | o lo doorgi lo d | and logic lo | | | | | | | |
| Bit1: | TI0: Trans | mit Interrup | t Flag. | | | | | | | | |
| | Set by har | dware whe | n a byte of da | ata has bee | en transmitt | ed by UAR | T0 (after the | 8th bit in | | | |
| | Mode 0, o | r at the beg | inning of the | stop bit in (| other mode | s). When t | he UART0 ir | nterrupt is | | | |
| | enabled, s | etting this b | oit causes the | CPU to ve | ector to the | UART0 int | errupt servic | e routine. | | | |
| D:+O- | This bit mu | ust be clear | ed manually | by software | 9 | | | | | | |
| DIIU: | Set by bar | ive interrup dware who | i riay. n a hyte of da | ata has hos | n received | | (as selected | hv the | | | |
| | SM20 hit) | When the | UART0 interr | upt is enab | led, setting | this bit ca | uses the CP | U to vector | | | |
| | to the UAF | RT0 interrur | ot service rou | tine. This b | it must be o | cleared ma | nually by so | ftware. | | | |
| | | - ····· | | | | | , | | | | |

SFR Definition 21.1. SCON0: UART0 Control



SFR Definition 21.3. SBUF0: UART0 Data Buffer



SFR Definition 21.4. SADDR0: UART0 Slave Address



SFR Definition 21.5. SADEN0: UART0 Slave Address Enable





SFR Definition 23.5. TL1: Timer 1 Low Byte



SFR Definition 23.6. TH0: Timer 0 High Byte



SFR Definition 23.7. TH1: Timer 1 High Byte





24.1. PCA Counter/Timer

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter. Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2–CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 24.1.

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

| CPS2 | CPS1 | CPS0 | Timebase | | | | |
|-----------|---|------|---|--|--|--|--|
| 0 | 0 | 0 | System clock divided by 12 | | | | |
| 0 | 0 | 1 | System clock divided by 4 | | | | |
| 0 | 1 | 0 | Timer 0 overflow | | | | |
| 0 | 1 | 1 | High-to-low transitions on ECI (max rate = system clock divided by 4) | | | | |
| 1 | 0 | 0 | System clock | | | | |
| 1 | 0 | 1 | External oscillator source divided by 8* | | | | |
| *Note: Ex | *Note: External clock divided by 8 is synchronized with the system clock. | | | | | | |

| | Table 24.1 | . PCA | Timebase | Input | Options |
|--|------------|-------|----------|-------|---------|
|--|------------|-------|----------|-------|---------|







| SFR Definition | 24.2. | PCA0MD: | PCA0 | Mode |
|----------------|-------|---------|------|------|
|----------------|-------|---------|------|------|

| R/W | R/W | R/ | W | R/W | R/W | R/W | R/W | R/W | Reset Value | |
|--|---|------|-----|---------|--|------|------|-----------------------|-----------------|--|
| CIDL | - | - | - | - | CPS2 | CPS1 | CPS0 | ECF | 00000000 | |
| Bit7 | Bit6 | Bi | t5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | | |
| | | | | | | | | SFR Addres SFR Pag | s: 0xD9 e: 0 | |
| Bit7: | CIDL: PCA0 Counter/Timer Idle Control. | | | | | | | | | |
| | Specifies PCA0 behavior when CPU is in Idle Mode. | | | | | | | | | |
| | 0: PCA0 continues to function normally while the system controller is in Idle Mode. | | | | | | | | | |
| | 1: PCA0 operation is suspended while the system controller is in Idle Mode. | | | | | | | | | |
| Bits6-4: | UNUSED. Read = 000b, Write = don't care. | | | | | | | | | |
| Bits3–1: | CPS2-CPS0: PCA0 Counter/Timer Pulse Select. | | | | | | | | | |
| | These bits select the timebase source for the PCA0 counter | | | | | | | | | |
| | | | | | | | | | | |
| | CP52 | CP51 | CP5 | 0 | | | | | | |
| | 0 | 0 | 0 | Systen | System clock divided by 12 | | | | | |
| | 0 | 0 | 1 | Systen | System clock divided by 4 | | | | | |
| | 0 | 1 | 0 | Timer | Timer 0 overflow | | | | | |
| | 0 | 1 | 1 | High-to | High-to-low transitions on ECI (max rate = system clock | | | | | |
| | Ŭ | | 1 | divideo | divided by 4) | | | | | |
| | 1 | 0 | 0 | Systen | n clock | | | | | |
| | 1 | 0 | 1 | Extern | External clock divided by 8 (synchronized with system clock) | | | | | |
| | 1 | 1 | 0 | Reserv | Reserved | | | | | |
| | 1 | 1 | 1 | Reserv | Reserved | | | | | |
| Bit0: ECF: PCA Counter/Timer Overflow Interrupt Enable. This bit sets the masking of the PCA0 Counter/Timer Overflow (CF) interrupt. 0: Disable the CF interrupt. 1: Enable a PCA0 Counter/Timer Overflow interrupt request when CF (PCA0CN.7) is set. | | | | | | | | | | |

