

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	100MHz
Connectivity	EBI/EMI, SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	32
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	•
RAM Size	8.25K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f131-gq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Q	DACs. 12-Bit Voltage Mode (C8051E12x Only)	105
0.	8.1 DAC Output Schoduling	105
	8.1.1 Undate Output On Demand	100
	8.1.2. Undate Output Di-Demand	100
	8.2 DAC Output Sooling/Justification	100
0	6.2. DAC Output Scaling/Justification	100
9.	Voltage Reference	113
	9.1. Reference Configuration on the C8051F120/2/4/6	113
	9.2. Reference Configuration on the C8051F121/3/5/7	115
40	9.3. Reference Configuration on the C8051F130/1/2/3	11/
10	. Comparators	119
11	CIP-51 Microcontroller	127
	11.1.Instruction Set	129
	11.1.1.Instruction and CPU Timing	129
	11.1.2.MOVX Instruction and Program Memory	129
	11.2.Memory Organization	133
	11.2.1.Program Memory	133
	11.2.2.Data Memory	135
	11.2.3.General Purpose Registers	135
	11.2.4.Bit Addressable Locations	135
	11.2.5.Stack	135
	11.2.6.Special Function Registers	136
	11.2.7.Register Descriptions	151
	11.3.Interrupt Handler	154
	11.3.1.MCU Interrupt Sources and Vectors	154
	11.3.2.External Interrupts	155
	11.3.3.Interrupt Priorities	156
	11.3.4.Interrupt Latency	156
	11.3.5. Interrupt Register Descriptions	157
	11.4. Power Management Modes.	163
	11.4.1.Idle Mode	163
	11.4.2 Stop Mode	164
12	Multiply And Accumulate (MAC0)	165
	12.1 Special Function Registers	165
	12.2 Integer and Fractional Math	166
	12.3 Operating in Multiply and Accumulate Mode	167
	12.4 Operating in Multiply Only Mode	167
	12.5 Accumulator Shift Operations	167
	12.6 Dounding and Saturation	107
	12.7 Leago Examples	100
	12.7. Usaye Examples	100
	12.7.1. Wultiply and Accumulate Example	100
	12.7.2. WUITIPIY UNIY Example	169
	12.7.3.IVIACU Accumulator Shift Example	169



17.5.3.Split Mode with Bank Select	225
17.5.4.External Only	225
17.6.EMIF Timing	225
17.6.1.Non-multiplexed Mode	227
17.6.2.Multiplexed Mode	230
18. Port Input/Output	235
18.1.Ports 0 through 3 and the Priority Crossbar Decoder	238
18.1.1.Crossbar Pin Assignment and Allocation	238
18.1.2.Configuring the Output Modes of the Port Pins	239
18.1.3.Configuring Port Pins as Digital Inputs	240
18.1.4.Weak Pullups	240
18.1.5.Configuring Port 1 Pins as Analog Inputs	240
18.1.6.External Memory Interface Pin Assignments	241
18.1.7.Crossbar Pin Assignment Example	243
18.2.Ports 4 through 7 (100-pin TQFP devices only)	252
18.2.1.Configuring Ports which are not Pinned Out	252
18.2.2.Configuring the Output Modes of the Port Pins	252
18.2.3.Configuring Port Pins as Digital Inputs	253
18.2.4.Weak Pullups	253
18.2.5.External Memory Interface	253
19. System Management Bus / I2C Bus (SMBus0)	259
19.1.Supporting Documents	260
19.2.SMBus Protocol	260
19.2.1.Arbitration	261
19.2.2.Clock Low Extension	261
19.2.3.SCL Low Timeout	261
19.2.4.SCL High (SMBus Free) Timeout	261
19.3.SMBus Transfer Modes	262
19.3.1.Master Transmitter Mode	262
19.3.2.Master Receiver Mode	262
19.3.3. Slave Transmitter Mode	263
19.3.4. Slave Receiver Mode	263
19.4. SMBus Special Function Registers	264
19.4.1.Control Register	264
19.4.2. Clock Rate Register	267
19.4.3. Data Register	208
19.4.4. Address Register.	268
19.4.5. Status Register	209
20.1 Signal Deparintions	213
20.1.5 Ignal Descriptions	274
20.1.2 Master In Slave III (IVIOSI)	214
20.1.2.1viasier III, Slave Oul (1VIISO)	214 271
20.1.3.3011al Uluk (30K)	214
20.1.4. Jiave Select (1133)	214





Figure 1.4. C8051F123/127 Block Diagram



### 5.3. ADC0 Programmable Window Detector

The ADC0 Programmable Window Detector continuously compares the ADC0 output to user-programmed limits, and notifies the system when an out-of-bound condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in ADC0CN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC0 Greater-Than and ADC0 Less-Than registers (ADC0GTH, ADC0GTL, ADC0LTH, and ADC0LTL). Reference comparisons are shown starting on page 68. Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADC0GTx and ADC0LTx registers.

### SFR Definition 5.7. ADC0GTH: ADC0 Greater-Than Data High Byte



### SFR Definition 5.8. ADC0GTL: ADC0 Greater-Than Data Low Byte







Figure 10.2. Comparator Hysteresis Plot



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	PS1	-	PADC2	PWADC2	PT4	PADC0	PT3	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres	s: 0xF7
							SFR Pag	le. All Pages
Bit7:	UNUSED. R	ead = 0b, V	Vrite = don'	t care.				
Bit6:	ES1: UART1	Interrupt F	Priority Con	trol.				
	This bit sets	the priority	of the UAR	RT1 interrupt.				
	0: UART1 in	terrupt set t	o low priori	ity.				
	1: UART1 in	terrupt set t	o high prio	rity.				
Bit5:	UNUSED. R	ead = 0b, V	Vrite = don'	t care.				
Bit4:	PADC2: ADC	C2 End Of (	Conversion	Interrupt Pri	ority Contr	ol.		
	This bit sets	the priority	of the ADC	2 End of Co	nversion ir	nterrupt.		
	0: ADC2 End	d of Conver	sion interru	pt set to low	priority.			
	1: ADC2 End	d of Conver	sion interru	pt set to hig	h priority.			
Bit3:	PWADC2: A	DC2 Windo	w Compar	e Interrupt P	riority Cont	trol.		
	This bit sets	the priority	of the ADC	2 Window C	compare in	terrupt.		
	0: ADC2 Wir	ndow Comp	are interru	pt set to low	priority.			
D'10	1: ADC2 Wir	ndow Comp	are interru	pt set to high	i priority.			
Bit2:	P14: Timer 4	Interrupt F	riority Con	trol.				
	I I IS DIE SEES	the priority	of the fime	er 4 interrupt	•			
	0. Timer 4 in 1: Timer 4 in	terrupt set	to low prior	rity.				
Di+1 ·		Contract of C	onvorsion	III. Intorrunt Driv	ority Contro			
DILT.	This hit sate	the priority	of the ADC	"Interrupt Pint "O End of Co	nversion Ir	JI. Storrunt		
		t of Conver	sion interru	int set to low	nriority	nenupi.		
	1: ADC0 End	d of Conver	sion interru	int set to hig	h priority			
Bit0 <sup>.</sup>	PT3: Timer 3	3 Interrupt F	Priority Con	trol	n phoney.			
Dito:	This bit sets	the priority	of the Time	er 3 interrupt	S.			
	0: Timer 3 in	terrupt set	to low prior	itv.				
	1: Timer 3 in	terrupt set	to high prio	rity.				
		•						

### SFR Definition 11.17. EIP2: Extended Interrupt Priority 2



### SFR Definition 12.2. MAC0STA: MAC0 Status

R	R	R	R	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	MAC0HO	MAC0Z	MAC0SO	MAC0N	00000100
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
						S	SFR Address	s: 0xC0
							SFR Page	e: 3
Bits 7–4: Bit 3:	UNUSED: R MAC0HO: H	ead = 0000 ard Overflo	b, Write = o w Flag.	don't care.				
	This bit is se MAC operati The hard ove the MAC log	t to '1' whei on (i.e. whe erflow flag r ic using the	never an ov en MAC0OV nust be clea MAC0CA	verflow out o VR changes ared in softw bit in registe	of the MAC from 0x7F vare by dire r MAC0CF	0OVR regist to 0x80 or f ectly writing i	er occurs rom 0x80 t to '0', or	during a to 0x7F). by resetting
Bit 2:	it 2: MAC0Z: Zero Flag. This bit is set to '1' if a MAC0 operation results in an Accumulator value of zero. If the result is non-zero, this bit will be cleared to '0'							
Bit 1:	Bit 1: MAC0SO: Soft Overflow Flag. This bit is set to '1' when a MAC operation causes an overflow into the sign bit (bit 31) of the MAC0 Accumulator. If the overflow condition is corrected after a subsequent MAC opera- tion, this bit is cleared to '0'							
Bit 0:	MACON: Neg If the MAC A zero, this flag	gative Flag. ccumulator g will be cle	result is ne ared to '0'.	egative, this	bit will be s	set to '1'. If t	he result i	s positive or
*Note: T	he contents of t	this register s	should not be	e changed by	software du	uring the first t	wo MAC0	oipeline stages.

### SFR Definition 12.3. MAC0AH: MAC0 A High Byte





reset is generated. The WDT can be enabled and disabled as needed in software, or can be permanently enabled if desired. Watchdog features are controlled via the Watchdog Timer Control Register (WDTCN) shown in SFR Definition 13.1.

#### 13.7.1. Enable/Reset WDT

The watchdog timer is both enabled and reset by writing 0xA5 to the WDTCN register. The user's application software should include periodic writes of 0xA5 to WDTCN as needed to prevent a watchdog timer overflow. The WDT is enabled and reset as a result of any system reset.

#### 13.7.2. Disable WDT

Writing 0xDE followed by 0xAD to the WDTCN register disables the WDT. The following code segment illustrates disabling the WDT:

CLR EA ; disable all interrupts MOV WDTCN,#0DEh ; disable software watchdog timer MOV WDTCN,#0ADh SETB EA ; re-enable interrupts

The writes of 0xDE and 0xAD must occur within 4 clock cycles of each other, or the disable operation is ignored. This means that the prefetch engine should be enabled and interrupts should be disabled during this procedure to avoid any delay between the two writes.

#### 13.7.3. Disable WDT Lockout

Writing 0xFF to WDTCN locks out the disable feature. Once locked out, the disable operation is ignored until the next system reset. Writing 0xFF does not enable or reset the watchdog timer. Applications always intending to use the watchdog should write 0xFF to WDTCN in the initialization code.

#### 13.7.4. Setting WDT Interval

WDTCN.[2:0] control the watchdog timeout interval. The interval is given by the following equation:

$$4^{3 + WDTCN[2-0]} \times T_{sysclk}$$
; where  $T_{sysclk}$  is the system clock period.

For a 3 MHz system clock, this provides an interval range of 0.021 ms to 349.5 ms. WDTCN.7 must be logic 0 when setting this interval. Reading WDTCN returns the programmed interval. WDTCN.[2:0] reads 111b after a system reset.



V <sub>DD</sub> = 2.7 to 3.6 V; -40 to +85 °C									
Parameter	Conditions	Min	Тур	Max	Units				
Flash Size <sup>1</sup>	C8051F12x and C8051F130/1		131328 <sup>2</sup>		Bytes				
Flash Size <sup>1</sup>	C8051F132/3		65792		Bytes				
Endurance		20k	100k		Erase/Write				
Erase Cycle Time		10	12	14	ms				
Write Cycle Time		40	50	60	μs				
Notes:   1. Includes 256-byte Scratch Pad Area   2. 1024 Bytes at location 0x1FC00 to 0x1FFFF are reserved.									

### **Table 15.1. Flash Electrical Characteristics**

15.1.1. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written and erased using the MOVX write instruction (as described in **Section 15.1.2** and **Section 15.1.3**) and read using the MOVC instruction. The COBANK bits in register PSBANK (SFR Definition 11.1) control which portion of the Flash memory is targeted by writes and erases of addresses above 0x07FFF. For devices with 64 kB of Flash. the COBANK bits should always remain set to '01' to ensure that Flash write, erase, and read operations are valid.

Two additional 128-byte sectors (256 bytes total) of Flash memory are included for non-volatile data storage. The smaller sector size makes them particularly well suited as general purpose, non-volatile scratchpad memory. Even though Flash memory can be written a single byte at a time, an entire sector must be erased first. In order to change a single byte of a multi-byte data set, the data must be moved to temporary storage. The 128-byte sector-size facilitates updating data without wasting program memory or RAM space. The 128-byte sectors are double-mapped over the normal Flash memory for MOVC reads and MOVX writes only; their addresses range from 0x00 to 0x7F and from 0x80 to 0xFF (see Figure 15.2). To access the 128-byte sectors, the SFLE bit in PSCTL must be set to logic 1. Code execution from the 128byte Scratchpad areas is not permitted. The 128-byte sectors can be erased individually, or both at the same time. To erase both sectors simultaneously, the address 0x0400 should be targeted during the erase operation with SFLE set to '1'. See Figure 15.1 for the memory map under different COBANK and SFLE settings.



The Flash Access Limit security feature (see SFR Definition 15.1) protects proprietary program code and data from being read by software running on the device. This feature provides support for OEMs that wish to program the MCU with proprietary value-added firmware before distribution. The value-added firmware can be protected while allowing additional code to be programmed in remaining program memory space later.

The Flash Access Limit (FAL) is a 17-bit address that establishes two logical partitions in the program memory space. The first is an upper partition consisting of all the program memory locations at or above the FAL address, and the second is a lower partition consisting of all the program memory locations starting at 0x00000 up to (but excluding) the FAL address. Software in the upper partition can execute code in the lower partition, but is prohibited from reading locations in the lower partition using the MOVC instruction. (Executing a MOVC instruction from the upper partition with a source address in the lower partition will return indeterminate data.) Software running in the lower partition can access locations in both the upper and lower partition without restriction.

The Value-added firmware should be placed in the lower partition. On reset, control is passed to the valueadded firmware via the reset vector. Once the value-added firmware completes its initial execution, it branches to a predetermined location in the upper partition. If entry points are published, software running in the upper partition may execute program code in the lower partition, but it cannot read or change the contents of the lower partition. Parameters may be passed to the program code running in the lower partition either through the typical method of placing them on the stack or in registers before the call or by placing them in prescribed memory locations in the upper partition.

The FAL address is specified using the contents of the Flash Access Limit Register. The 8 MSBs of the 17bit FAL address are determined by the setting of the FLACL register. Thus, the FAL can be located on 512byte boundaries anywhere in program memory space. However, the 1024-byte erase sector size essentially requires that a 1024 boundary be used. The contents of a non-initialized FLACL security byte are 0x00, thereby setting the FAL address to 0x00000 and allowing read access to all locations in program memory space by default.



### SFR Definition 15.1. FLACL: Flash Access Limit



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	FLF	RT	Reserved	Reserved	Reserved	FLWE	10000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						S	SFR Address	s: 0xB7
							SFR Page	e: 0
Bits 7–6 <sup>.</sup>	Unused							
Bits 5–4:	FLRT: Flash	Read Time.						
	These bits sl	hould be pro	ogrammed	to the smal	est allowed	value. acco	ordina to tl	ne svstem
	clock speed.		- <u>-</u>			,		
	00: SYSCLK	< 25 MHz.						
	01: SYSCLK	$\leq 50$ MHz.						
	10: SYSCLK							
	11: SYSCLK	<u>&lt;</u> 100 MHz						
Bits 3–1:	RESERVED	. Read = 00	0b. Must V	Vrite 000b.				
Bit 0:	FLWE: Flash	n Write/Eras	e Enable.					
	This bit must	t be set to a	llow Flash	writes/erasu	ures from us	ser software		
	0: Flash write	es/erases di	isabled.					
	1: Flash write	es/erases e	nabled.					
					_			
Important	Note: When	n changing	the FLRT	bits to a lo	wer setting	g (e.g. wher	n changin	g from a
	value of 11b	o to 00b), ca	ache reads	s, cache wr	ites, and th	ne prefetch	engine s	hould be
	aisabled us	ing the CC	HUCN regi	ster (see S	FK Definiti	on 16.1).		

### SFR Definition 15.2. FLSCL: Flash Memory Control



#### 17.6.2.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '010'.



Muxed 8-bit WRITE with Bank Select

Figure 17.9. Multiplexed 8-bit MOVX with Bank Select Timing



ple, to assign TX0 to a Port pin without assigning RX0 as well. Each combination of enabled peripherals results in a unique device pinout.

All Port pins on Ports 0 through 3 that are not allocated by the Crossbar can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers (See SFR Definition 18.4, SFR Definition 18.6, SFR Definition 18.9, and SFR Definition 18.11), a set of SFR's which are both byteand bit-addressable. The output states of Port pins that are allocated by the Crossbar are controlled by the digital peripheral that is mapped to those pins. Writes to the Port Data registers (or associated Port bits) will have no effect on the states of these pins.

A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not. An exception to this occurs during the execution of a *read-modify-write* instruction (ANL, ORL, XRL, CPL, INC, DEC, DJNZ, JBC, CLR, SETB, and the bitwise MOV write operation). During the *read* cycle of the *read-modify-write* instruction, it is the contents of the Port Data register, not the state of the Port pins themselves, which is read. Note that at clock rates above 50 MHz, when a pin is written and then immediately read (i.e. a write instruction followed immediately by a read instruction), the propagation delay of the port drivers may cause the read instruction to return the previous logic level of the pin.

Because the Crossbar registers affect the pinout of the peripherals of the device, they are typically configured in the initialization code of the system before the peripherals themselves are configured. Once configured, the Crossbar registers are typically left alone.

Once the Crossbar registers have been properly configured, the Crossbar is enabled by setting XBARE (XBR2.4) to a logic 1. Until XBARE is set to a logic 1, the output drivers on Ports 0 through 3 are explicitly disabled in order to prevent possible contention on the Port pins while the Crossbar registers and other registers which can affect the device pinout are being written.

The output drivers on Crossbar-assigned input signals (like RX0, for example) are explicitly disabled; thus the values of the Port Data registers and the PnMDOUT registers have no effect on the states of these pins.

#### **18.1.2. Configuring the Output Modes of the Port Pins**

The output drivers on Ports 0 through 3 remain disabled until the Crossbar is enabled by setting XBARE (XBR2.4) to a logic 1.

The output mode of each port pin can be configured to be either Open-Drain or Push-Pull. In the Push-Pull configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and writing a logic 1 will cause the Port pin to be driven to  $V_{DD}$ . In the Open-Drain configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to assume a high-impedance state. The Open-Drain configuration is useful to prevent contention between devices in systems where the Port pin participates in a shared interconnection in which multiple outputs are connected to the same physical wire (like the SDA signal on an SMBus connection).

The output modes of the Port pins on Ports 0 through 3 are determined by the bits in the associated PnMDOUT registers (See SFR Definition 18.5, SFR Definition 18.8, SFR Definition 18.10, and SFR Definition 18.12). For example, a logic 1 in P3MDOUT.7 will configure the output mode of P3.7 to Push-Pull; a logic 0 in P3MDOUT.7 will configure the output mode of P3.7 to Open-Drain. All Port pins default to Open-Drain output.



All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 19.3 illustrates a typical SMBus transaction.



Figure 19.3. SMBus Transaction

#### 19.2.1. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see **Section 19.2.4**). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and give up the bus. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer. This arbitration scheme is non-destructive: one device always wins, and no data is lost.

#### 19.2.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I2C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

#### 19.2.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

#### 19.2.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50  $\mu$ s, the bus is designated as free. If an SMBus device is waiting to generate a Master START, the START will be generated following the bus free timeout.



### 20.5. Serial Clock Timing

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in Figure 20.5. For slave mode, the clock and data relationships are shown in Figure 20.6 and Figure 20.7. Note that CKPHA must be set to '0' on both the master and slave SPI when communicating between two of the following devices: C8051F04x, C8051F06x, C8051F12x/13x, C8051F31x, C8051F32x, and C8051F33x

The SPI0 Clock Rate Register (SPI0CKR) as shown in SFR Definition 20.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock frequency.



Figure 20.5. Master Mode Data/Clock Timing



Parameter	Description	Min	Max	Units			
Master Mode Timing* (See Figure 20.8 and Figure 20.9)							
т <sub>мскн</sub>	SCK High Time	1 x T <sub>SYSCLK</sub>		ns			
T <sub>MCKL</sub>	SCK Low Time	1 x T <sub>SYSCLK</sub>		ns			
T <sub>MIS</sub>	MISO Valid to SCK Shift Edge	1 x T <sub>SYSCLK</sub> + 20		ns			
т <sub>мін</sub>	SCK Shift Edge to MISO Change	0		ns			
	Slave Mode Timing* (See Figure 20.10	and Figure 20.11)					
T <sub>SE</sub>	NSS Falling to First SCK Edge	2 x T <sub>SYSCLK</sub>		ns			
T <sub>SD</sub>	Last SCK Edge to NSS Rising	2 x T <sub>SYSCLK</sub>		ns			
T <sub>SEZ</sub>	NSS Falling to MISO Valid		4 x T <sub>SYSCLK</sub>	ns			
T <sub>SDZ</sub>	NSS Rising to MISO High-Z		4 x T <sub>SYSCLK</sub>	ns			
т <sub>скн</sub>	SCK High Time	5 x T <sub>SYSCLK</sub>		ns			
T <sub>CKL</sub>	SCK Low Time	5 x T <sub>SYSCLK</sub>		ns			
T <sub>SIS</sub>	MOSI Valid to SCK Sample Edge	2 x T <sub>SYSCLK</sub>		ns			
T <sub>SIH</sub>	SCK Sample Edge to MOSI Change	2 x T <sub>SYSCLK</sub>		ns			
т <sub>soн</sub>	SCK Shift Edge to MISO Change		4 x T <sub>SYSCLK</sub>	ns			
T <sub>SLH</sub>	Last SCK Edge to MISO Change (CKPHA = 1 ONLY)	6 x T <sub>SYSCLK</sub>	8 x T <sub>SYSCLK</sub>	ns			
*Note: T <sub>SYSCLK</sub> is equal to one period of the device system clock (SYSCLK).							

Table 20.1. SPI Slave Timing Parameters



NOTES:



### SFR Definition 23.5. TL1: Timer 1 Low Byte



### SFR Definition 23.6. TH0: Timer 0 High Byte



### SFR Definition 23.7. TH1: Timer 1 High Byte





### 23.2. Timer 2, Timer 3, and Timer 4

Timers 2, 3, and 4 are 16-bit counter/timers, each formed by two 8-bit SFR's: TMRnL (low byte) and TMRnH (high byte) where n = 2, 3, and 4 for timers 2, 3, and 4 respectively. Timers 2 and 4 feature autoreload, capture, and toggle output modes with the ability to count up or down. Timer 3 features auto-reload and capture modes, with the ability to count up or down. Capture Mode and Auto-reload mode are selected using bits in the Timer 2, 3, and 4 Control registers (TMRnCN). Toggle output mode is selected using the Timer 2 or 4 Configuration registers (TMRnCF). These timers may also be used to generate a squarewave at an external pin. As with Timers 0 and 1, Timers 2, 3, and 4 can use either the system clock (divided by one, two, or twelve), external clock (divided by eight) or transitions on an external input pin as its clock source. Timer 2 and 3 can be used to start an ADC Data Conversion and Timers 2, 3, and 4 can schedule DAC outputs. Timers 1, 2, 3, or 4 may be used to generate baud rates for UART 0. Only Timer 1 can be used to generate baud rates for UART 1.

The Counter/Timer Select bit C/Tn bit (TMRnCN.1) configures the peripheral as a counter or timer. Clearing C/Tn configures the Timer to be in a timer mode (i.e., the system clock or transitions on an external pin as the input for the timer). When C/Tn is set to 1, the timer is configured as a counter (i.e., high-to-low transitions at the Tn input pin increment (or decrement) the counter/timer register. Timer 3 and Timer 2 share the T2 input pin. Refer to **Section "18.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 238** for information on selecting and configuring external I/O pins for digital peripherals, such as the Tn pin.

Timer 2, 3, and 4 can use either SYSCLK, SYSCLK divided by 2, SYSCLK divided by 12, an external clock divided by 8, or high-to-low transitions on the Tn input pin as its clock source when operating in Counter/ Timer with Capture mode. Clearing the C/Tn bit (TMRnCN.1) selects the system clock/external clock as the input for the timer. The Timer Clock Select bits TnM0 and TnM1 in TMRnCF can be used to select the system clock undivided, system clock divided by two, system clock divided by 12, or an external clock provided at the XTAL1/XTAL2 pins divided by 8 (see SFR Definition 23.13). When C/Tn is set to logic 1, a high-to-low transition at the Tn input pin increments the counter/timer register (i.e., configured as a counter).

#### 23.2.1. Configuring Timer 2, 3, and 4 to Count Down

Timers 2, 3, and 4 have the ability to count down. When the timer's Decrement Enable Bit (DCENn) in the Timer Configuration Register (See SFR Definition 23.13) is set to '1', the timer can then count *up* or *down*. When DCENn = 1, the direction of the timer's count is controlled by the TnEX pin's logic level (Timer 3 shares the T2EX pin with Timer 2). When TnEX = 1, the counter/timer will count up; when TnEX = 0, the counter/timer will count down. To use this feature, TnEX must be enabled in the digital crossbar and configured as a digital input.

Note: When DCENn = 1, other functions of the TnEX input (i.e., capture and auto-reload) are not available. TnEX will only control the direction of the timer when DCENn = 1.



### 24. Programmable Counter Array

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. PCA0 consists of a dedicated 16-bit counter/timer and six 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See **Section "18.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 238**). The counter/timer is driven by a programmable timebase that can select between six inputs as its source: system clock, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflow, or an external clock signal on the ECI line. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each is described in **Section 24.2**). The PCA is configured and controlled through the system controller's Special Function Registers. The basic PCA block diagram is shown in Figure 24.1.



Figure 24.1. PCA Block Diagram

