

Welcome to **E-XFL.COM** 

### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

## **Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	68000
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	20MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	-40°C ~ 85°C (TC)
Security Features	-
Package / Case	132-BCQFP
Supplier Device Package	132-CQFP (24.13x24.13)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/ts68020vf1-20

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The micromachine consists of an execution unit, nanorom and microrom storage, an instruction decoder, an instruction pipe, and associated control sections. The execution unit consists of an address section, an operand address section, and a data section. Microcode control is provided by a modified two-level store of microrom and nanorom. Programmed logical arrays (PLAs) are used to provide instruction decode and sequencing information. The instruction pipe and other individual control sections provide the secondary decode of instructions and generated the actual control signals that result in the decoding and interpretation of nanorom and microrom information.

Figure 2. PGA Terminal Designation




Figure 3. CQFP Terminal Designation









Figure 4. Functional Signal Groups



# **Signal Description**

Figure 4 illustrates the functional signal groups and Table 1 lists the signals and their function.

The  $V_{CC}$  and GND pins are separated into four groups to provide individual power supply connections for the address bus buffers, data bus buffers, and all other output buffers and internal logic.

Group	V <sub>cc</sub>	GND
Address Bus	A9, D3	A10, B9,C3, F12
Data Bus	M8, N8, N13	L7, L11, N7, K3
Logic	D1, D2, E3, G11, G13	G12, H13, J3, K1
Clock	_	B1



# Detailed Specifications

Scope

This drawing describes the specific requirements for the microprocessor 68020, 16.67 MHz, 20 MHz and 25 MHz, in compliance with the MIL-STD-883 class B.

# Applicable Documents

MIL-STD-883

- MIL-STD-883: Test Methods and Procedures for Electronics
- MIL-PRF-38535 appendix A: General Specifications for Microcircuits
- Desc Drawing 5962 860320xxx

# Requirements

General

The microcircuits are in accordance with the applicable document and as specified

herein.

# **Design and Construction**

**Terminal Connections** 

**Lead Material and Finish** 

Depending on the package, the terminal connections shall be as shown in Figure 2 and Figure 3.

Lead material and finish shall be any option of MIL-STD-1835.

**Package** 

The macrocircuits are packages in hermetically sealed ceramic packages which are

- conform to case outlines of MIL-STD-1835 (when defined):
- 114-pin SQ.PGA UP PAE Outline132-pin Ceramic Quad Flat Pack CQFP

The precise case outlines are described on Figure 23 and Figure 24.

# **Electrical Characteristics**

Table 2. Absolute Maximum Ratings

Symbol	Parameter	Test Conditions	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage		-0.3	+7.0	V
VI	Input Voltage		-0.5	+7.0	V
P <sub>dmax</sub> Max Power Dissipation	Mary Paragraphic at the second	T <sub>case</sub> = -55°C		2.0	W
	Max Power Dissipation	T <sub>case</sub> = +125°C		1.9	W
T <sub>case</sub> Operating	On continue Towns and town	M Suffix	-55	+125	°C
	Operating Temperature	V Suffix	-40	+85	°C
T <sub>stg</sub>	Storage Temperature		-55	+150	°C
T <sub>leads</sub>	Lead Temperature	Max 5 Sec. Soldering		+270	°C

Table 3. Recommended Condition of Use

Unless otherwise stated, all voltages are referenced to the reference terminal (see Table 1).

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	Supply Voltage		4.5	5.5	V
V <sub>IL</sub>	Low Level Input Voltage		-0.3	0.5	V
V <sub>IH</sub>	High Level Input Voltage		2.4	5.25	V
T <sub>case</sub>	Operating Temperature		-55	+125	°C
R <sub>L</sub>	Value of Output Load Resistance		(1)		Ω
C <sub>L</sub>	Output Loading Capacitance			(1)	pF
		68020-16		5	
$t_r(c)-t_f(c)$	Clock Rise Time (See Figure 5)	68020-20		5	ns
		68020-25		4	
		68020-16	8	16.67	
f <sub>c</sub>	Clock Frequency (See Figure 5)	68020-20	12.5	20	MHz
		68020-25	12.5	25	
		68020-16	60	125	
$t_{cyc}$	Cycle Time (see Figure 5)	68020-20	50	80	ns
		68020-25	40	80	
		68020-16	24	95	
t <sub>W</sub> (CL)	Clock Pulse Width Low (See Figure 5)	68020-20	20	54	ns
		68020-25	19	61	
		68020-16	24	95	
t <sub>W</sub> (CH)	Clock Pulse Width High (See Figure 5)	68020-20	20	50	ns
		68020-25	19	61	


Note: 1. Load network number 1 to 4 as specified (Table 7) gives the maximum loading of the relevant output.





This device contains protective circuitry against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ).

Figure 5. Clock Input Timing Diagram



Note: Timing measurements are referenced to and from a low voltage of 0.8V and a high voltage of 2.0V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8V and 2.0V.

Table 4. Thermal Characteristics at 25°C

Package	Symbol	Parameter	Value	Unit
DOA 444	θ <sub>JA</sub> Thermal Resistance - Ceramic Junction to Ambient		26	°C/W
PGA 114	$\theta_{JC}$	Thermal Resistance - Ceramic Junction to Case	5	°C/W
COED 100	θ <sub>JA</sub> Thermal Resistance - Ceramic Junction to Ambient		34	°C/W
CQFP 132 θ <sub>JC</sub>		Thermal Resistance - Ceramic Junction to Case	2	°C/W

### **Power Considerations**

The average chip-junction temperature, T<sub>J.</sub> in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

T<sub>A</sub> = Ambient Temperature, °C

θ<sub>JA</sub> = Package Thermal Resistance, Junction-to-Ambient, °C/W

$$P_D = P_{INT} + P_{I/O}$$

 $P_{INT} = I_{CC} \cdot V_{CC}$ , Watts — Chip Internal Power

P<sub>I/O</sub> = Power Dissipation on Input and Output Pins — User Determined

For most applications  $P_{I/O} < P_{INT}$  and can be neglected.

An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_{D} = K + (T_{J} + 273) \tag{2}$$

Solving equations (1) and (2) for K gives:

$$K = P_{D} \cdot (T_{A} + 273) + \theta_{JA} \cdot P_{D}^{2}$$
 (3)

where K is a constant pertaining to the particular part K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iterativley for any value of  $T_A$ .

The total thermal resistance of a package  $(\theta_{JA})$  can be separated into two components,  $\theta_{JC}$  and  $\theta_{CA}$ , representing the barrier to heat flow from the semiconductor junction to the package (case), surface  $(\theta_{JC})$  and from the case to the outside ambient  $(\theta_{CA})$ . These terms are related by the equation:

$$\theta_{\mathsf{JA}} = \theta_{\mathsf{JC}} = \theta_{\mathsf{CA}} \tag{4}$$

 $\theta_{JC}$  is device related and cannot be influenced by the user. However,  $\theta_{CA}$  is user dependent and can be minimized by such thermal management techniques as heat sinks, ambient air cooling and thermal convection. Thus, good thermal management on the part of the user can significantly reduce  $\theta_{CA}$  so that  $\theta_{JA}$  approximately equals  $\theta_{JC}$ . Substitution of  $\theta_{JC}$  for  $\theta_{JA}$  in equation (1) will result in a lower semiconductor junction temperature.

# Mechanical and Environment

The microcircuits shall meet all mechanical environmental requirements of MIL-STD-883 for class B devices.

# Marking

The document where are defined the marking are identified in the related reference documents. Each microcircuit are legible and permanently marked with the following information as minimum:

- ATMEL Logo
- Manufacturer's Part Number
- · Class B Identification
- Date-code of Inspection Lot
- ESD Identifier if Available
- Country of Manufacturing

# **Quality Conformance Inspection**

### DESC/MIL-STD-883

Is in accordance with MIL-M-38510 and method 5005 of MIL-STD-883. Group A and B inspections are performed on each production lot. Group C and D inspections are performed on a periodical basis.

# Electrical Characteristics

# **General Requirements**

All static and dynamic electrical characteristics specified and the relevant measurement conditions are given below.

(last issue on request to our marketing services).

Table 5: Static electrical characteristics for all electrical variants.

Table 6: Dynamic electrical characteristics for 68020-16 (16.67 MHz), 68020-20 (20 MHz) and 68020-25 (25 MHz).

For static characteristics, test methods refer to "Test Conditions Specific to the Device" on page 14 hereafter of this specification (Table 7).





Table 6. Dynamic Electrical Characteristics (Continued)

	Parameter	Interval	68020-16		6802	0-20	-20 68020-25			
Symbol		Number	Min	Max	Min	Max	Min	Max	Unit	Notes
t <sub>DVSA</sub>	Data Out Valid to $\overline{\rm DS}$ Asserted (Write) 26	26	15		10		5		ns	(6)
t <sub>DICL</sub>	Data in Valid to Clock Low (Data Setup)	27	5		5		5		ns	
t <sub>BELCL</sub>	Late BERR/HALT Asserted to Clock Low Setup Time	27A	20		15		10		ns	
t <sub>SNDN</sub>	AS, DS Negated to DSACKx/BERR/HALT/AVEC Negated	28	0	80	0	65	0	50	ns	
t <sub>SNDI</sub>	DS Negated to Data On Invalid (Data in Hold Time)	29	0		0		0		ns	(6)
t <sub>SNDIZ</sub>	DS Negated to Data in High Impedance	29A		60		50		40	ns	
t <sub>DADI</sub>	DSACKx Asserted to Data In Valid	31		50		43		32		(2)(11)
t <sub>DADV</sub>	DSACK Asserted to DSACKx Valid (DSACK Asserted Skew)	31A		15		10		10	ns	(3)(11)
t <sub>HRrf</sub>	RESET Input Transition Time	32		1.5		1.5		1.5	Clks	
t <sub>CLBA</sub>	Clock Low to BG Asserted	33	0	30	0	25	0	20	ns	
t <sub>CLBN</sub>	Clock Low to BG Negated	34	0	30	0	25	0	20	ns	
t <sub>BRAGA</sub>	BR Asserted to BG Asserted (RMC Not Asserted)	35	1.5	3.5	1.5	3.5	1.5	3.5	Clks	(11)
t <sub>GAGN</sub>	BGACK Asserted to BG Negated	37	1.5	3.5	1.5	3.5	1.5	3.5	Clks	(11)
t <sub>GABRN</sub>	BGACK Asserted to BR Negated	37A	0	1.5	0	1.5	0	1.5	Clks	(11)
t <sub>GN</sub>	BG Width Negated	39	90		75		60		ns	(11)
t <sub>GA</sub>	BG Width Asserted	39A	90		75		60		ns	
t <sub>CHDAR</sub>	Clock High to DBEN Asserted (Read)	40	0	30	0	25	0	20	ns	
t <sub>CLDNR</sub>	Clock Low to DBEN Negated (Read)	41	0	30	0	25	0	20	ns	
t <sub>CLDAW</sub>	Clock Low to DBEN Negated (Read)	42	0	30	0	25	0	20	ns	
t <sub>CHDNW</sub>	Clock High to DBEN Asserted (Read)	43	0	30	0	25	0	20	ns	
t <sub>RADA</sub>	R/W Low to DBEN Asserted (Write)	44	15		10		10		ns	(6)
t <sub>DA</sub>	DBEN Width Asserted READ WRITE	45	60 120		50 100		40 80		ns ns	(5) (5)
t <sub>RWA</sub>	R/W Width Asserted (Write or Read)	46	150		125		100		ns	
t <sub>AIST</sub>	Asynchronous Input Setup Time	47A	5		5		5		ns	(11)
t <sub>AIHT</sub>	Asynchronous Input Hold Time	47B	15		15		10		ns	(11)
t <sub>DABA</sub>	DSACKx Asserted to BERR/HALT Asserted	48		30		20		18	ns	(4)(11)
t <sub>DOCH</sub>	Data Out Hold from Clock High	53	0		0		0		ns	
t <sub>BNHN</sub>	BERR Negated to HALT Negated (Rerun)		0		0		0		ns	

 Table 6. Dynamic Electrical Characteristics (Continued)

		Interval	6802	20-16	6802	0-20	6802	20-25		
Symbol	Parameter	Number	Min	Max	Min	Max	Min	Max	Unit	Notes
f	Frequency of Operation		8.0	16.67	12.5	20.0	12.5	25	MHz	
t <sub>RADC</sub>	R/W Asserted to Data Bus Impedance Change	55	30		25		20			(11)
t <sub>HRPW</sub>	RESET Pulse Width (Reset Instruction)	56	512		512		512		Clks	(11)
t <sub>BNHN</sub>	BERR Negated to HALT Negated (Rerun)	57	0		0		0		ns	(11)
t <sub>GANBD</sub>	BGACK Negated to Bus Driven	58	1		1		1		Clks	(10)(11)
t <sub>GNBD</sub>	BG Negated to Bus Driven	59	1		1		1		Clks	(10)(11)

Notes: 1. This number can be reduced to 5 nanoseconds if the strobes have equal loads.

- 2. If the asynchronous setup time (= 47) requirements are satisfied, the DSACKx low to data setup time (= 31) and \overline{DSACKx} low to \overline{BERR} low setup time (= 48) can be ignored. The data must only satisfy the data in to clock low setup time (= 27) for the following clock cycle, \overline{BERR} must only satisfy the late \overline{BERR} low to clock setup time (= 27) for the following clock cycle.
- 3. This parameter specifies the maximum allowable skew between DSACK0 to DSACK1 asserted or DSACK1 to DSACK0 asserted pattern = 47 must be met by DSACK0 and DSACK1.
- 4. In the absence of DSACKx, BERR is an asynchronous input using the asynchronous input setup time (= 47).
- 5. DBEN may stay asserted on consecutive write cycles.
- 6. Actual value depends on the clock input waveform.
- 7. This pattern indicates the minimum high time for ECS and OCS in the event of an internal cache hit followed immediately by a cache miss or operand cycle.
- 8. This specification guarantees operations with the 68881 co-processor, and defines a minimum time for DS negated to AS asserted (= 13A). Without this parameter, incorrect interpretation of = 9A and = 15 would indicate that the 68020 does not meet 68881 requirements.
- 9. This pattern allows the systems designer to guarantee data hold times on the output side of data buffers that have output enable signals generated with DBEN.
- 10. Guarantees that an alternate bus master has stopped driving the bus when the 68020 regains control of the bus after an arbitration sequence.
- 11. Cannot be tested. Provided for system design purposes only.
- 12. T<sub>case</sub> = -55°C and +130°C in a Power off condition under Thermal soak for 4 minutes or until thermal equilibrium. Electrical parameters are tested "instant on" 100 m sec. after power is applied.
- 13. All outputs unload except for load capacitance. Clock = fmax,

LOW: HALT, RESET


HIGH: DSACKO, DSACK1, CDIS, IPLO-IPL2, DBEN, AVEC, BERR.



### **Time Definitions**

The times specified in Table 6 as dynamic characteristics are defined in Figure 9 below, by a reference number given the column "interval  $N^{\circ}$ " of the tables together with the relevant figure number.

Figure 9. Read Cycle Timing Diagram




Note: Timing measurements are referenced to and from a low voltage of 0.8V and a high voltage of 2.0V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8V and 2.0V.





Figure 10. Write Cycle Timing Diagram (Continued)



Note: Timing measurements are referenced to and from a low voltage of 0.8V and a high voltage of 2.0V, unless otherwise noted. The voltage swing thorough this range should start outside and pass through the range such that the rise or fall will be linear between 0.8V and 2.0V.



## Input and Output Signals for Dynamic Measurements

# AC Electrical Specifications Definitions

The AC specifications presented consist of output delays, input setup and hold times, and signal skew times. All signals are specified relative to an appropriate edge of the TS68020 clock input and, possibly, relative to one or more other signals.

The measurement of the AC specifications is defined by the waveforms in Figure 12. In order to test the parameters guaranteed by Atmel, inputs must be driven to the voltage levels specified in Figure 12. Outputs of the TS68020 are specified with minimum and/or maximum limits, as appropriate, and are measured as shown. Inputs to the TS68020 are specified with minimum and, as appropriate, maximum setup and hold times, and are measurement as shown. Finally, the measurements for signal-to-signal specification are also shown.

Note that the testing levels used to verify conformance of the TS68020 to the AC specifications does not affect the guaranteed DC operation of the device as specified in the DC electrical characteristics.






Figure 14. ECS and OCS Capacitance Derating Curve









The TS68000 Family processors distinguish address spaces as supervisor / used and program/data. These four combinations are specified by the function code pins (FC0/FC1/FC2) during bus cycles, indication the particular address space. Using the function codes, the memory sub-system can distinguish between authorized access (supervisor mode is privileged access) and unauthorized access (user mode may not have access to supervisor program or data areas). To support the full privileges of the supervisor, the alternate function code registers allow the supervisor to specify an access to user program or data areas by preloading the SFC/DFC registers appropriately.

The cache registers (control — CACR, address — CAAR) allow software manipulation of the on-chip instruction cache. Control and status accesses to the instruction cache are provided by the cache control register (CACR), while the cache address register (CAAR) holds the address for those cache control functions that require an address.

Figure 19. User Programming Model




Figure 20. Supervisor Programming Model Supplement





Figure 21. Status Register



# Data Types and Addressing Modes

Seven basic types are supported. These data types are:

- Bits
- Bits Flieds (String of consecutive bits, 1-32 bits long)
- BCD Digits (Packed: 2 digits/byte, Unpacked: 1 digit/byte)
- Byte Integers (8-bit)
- Word Integers (16-bit)
- Long Word Integers (32-bit)
- Quad Word Integers (64-bit)

In addition, operations on other data types, such as memory addresses, status word data, etc...., are provided in the instruction set. The co-processor mechanism allows direct support of floating-point data type with the TS68881 and TS68882 floating-point co-processors, as well as specialized user-defined data types and functions.



Table 8. TS68020 Addressing Modes (Continued)

Addressing Modes	Syntax
Absolute	
Absolute Short	xxx.W
Absolute Long	xxx.L
Immediate	=data

Notes:

- 1. Dn = Data Register, D0-D7.
- 2. An = Address Register, A0-A7.
- 3. d<sub>8</sub>, d<sub>16</sub> = A twos-complement, or sign—extended displacement; added as part of the effective calculation; size is 8 (d<sub>8</sub>) or 16 (d<sub>16</sub>) bits; when omitted assemblers use a value of zero.
- 4. Xn = Address or data register used as an index register; form is Xn, SIZE\*SCALE, where SIZE is.W or.L (indicates index register size) and SCALE is 1, 2, 4, or 8 (index register is multiplied by SCALE); use of SIZE and/or SCALE is optional.
- 5. bd = A two-complement base displacement; when present, size can be 16- or 32-bit.
- 6. od = Outer displacement, added as part of effective address calculation after any memory indirection; use is optional with a size of 16- or 32-bit.
- 7. PC = Program Counter.
- 8. (data) = Immediate value of 8, 16 or 32 bits.
- 9. () = Effective Address.
- 10. [] = Use as indirect address to long word address.





### **Instruction Set Overview**

The TS68020 instruction set is shown in Table 9. Special emphasis has been given to the instruction set's support of structured high-level languages and sophisticated operating systems. Each instruction, with few exceptions, operates on bytes, words, and long words and most instructions can use any of the 18 addressing modes. Many instruction extensions have been made on the TS68020 to take advantage of the full 32-bit operation where, on the earlier 68000 Family members, only 8 and 16 bits values were used. The TS68020 is upward source- and object-level code compatible with the family because it supports all of the instructions that previous family members offer. Additional instructions are now provided by the TS68020 in support of its advanced features.

Table 9. Instruction Set

Mnemonic	Description
ABCD	Add Decimal with Extend
ADD	Add
ADDA	Add Address
ADDI	Add Immediate
ADDQ	Add Quick
ADDX	Add with Extend
AND	Logical AND
ANDI	Logical AND Immediate
ASL, ASR	Arithmetic Shift Left and Right
Bcc	Branch Conditionally
BCHG	Test Bit and Change
BCLR	Test Bit and Clear
BFCHG	Test Bit Field and Change
BFCLR	Test Bit Field and Clear
BFEXTS	Signed Bit Field Extract
BFEXTU	Unsigned Bit Field Extract
BFFFO	Bit Field Find First One
BFINS	Bit Field Insert
BFSET	Test Bit Field and Set
BFTST	Test Bit Field
ВКРТ	Breakpoint
BRA	Branch
BSET	Test Bit and Set
BSR	Branch to Subroutine
BTST	Test Bit

The TS68020 uses instruction continuation to support virtual memory. In order for the TS68020 to use instruction continuation, it stores its internal state on the supervisor stack when a bus cycle is terminated with a bus error signal. It then loads the program counter with the address of the virtual memory bus error handler from the exception vector table (entry number two) and resumes program execution to that new address. When the bus error exception handler routine has completed execution, an RTE instruction is executed which reloads the TS68020 with the internal state stored on the stack, reruns the faulted bus cycle (when required), and continues the suspended instruction.

Instruction continuation is crucial to the support of virtual I/O devices in memory-mapped input/output systems. Since the registers of a virtual device may be simulated in the memory map, an access to such a register will cause a fault and the function of the register can be emulated by software.

#### **Virtual Machine**

A typical use for a virtual machine system is the development of software, such as an operating system, for a new machine also under development and not yet available for programming use. In such a system, a governing operating system emulates the hardware of the prototype system and allows the new operating system to be executed and debugged as though it were running on the new hardware. Since the new operating system is controlled by the governing operating system, it is executed at a lower privilege level than the governing operating system. Thus, any attempts by the new operating system to use virtual resources that are not physically present (and should be emulated) are trapped to the governing system and handled by its software. In the TS68020, a virtual machine is fully supported by running the new operating system in the user mode. The governing operating system executes in the supervisor mode and any attempt by the new operating system to access supervisor resources or execute privileged instructions will cause a trap to the governing operating system.

# Operand Transfer Mechanism

Though the TS68020 has a full 32-bit data bus, it offers the ability to automatically and dynamically downsize its bus to 8- or 16-bit if peripheral devices are unable to accommodate the entire 32-bit. This feature allows the programmer the ability to write code that is not bus-width specific. For example, long word (32-bit) accesses to peripherals may be used in the code, yet the TS68020 will transfer only the amount of data that the peripheral can manage. This feature allows the peripheral to define its port size as 8-, 16-, or 32-bit wide and the TS68020 will dynamically size the data transfer accordingly, using multiple bus cycles when necessary. Hence, programmers are not required to program for each device port size or know the specific port size before coding; hardware designers have flexibility to choose implementations independent of software prejudices.

This is accomplished through the use of the DSACK pins and occurs on a cycle-by-cycle basis. For example, if the processor is executing an instruction that requires the reading of a long word operand, it will attempt to read 32-bit during the first bus cycle to a long word address boundary. If the port responds that it is 32-bit wide, the TS68020 latches all 32-bit of data and continues. If the port responds that it is 16-bit wide, the TS68020 latches 16 valid bits of data and runs another cycle to obtain the other 16-bit of data. An 8-bit port is handled similarly by with four bus read cycles. Each port is fixed in assignment to particular sections of the data bus.

Justification of data on the bus is handled automatically by dynamic bus sizing. When reading 16-bit data from a 32-bit port, the data may appear on the top or bottom half of the bus, depending on the address of the data. The TS68020 determines which portion of the bus is needed to support the transfer and dynamically adjusts to read or write the data on those data lines.





The TS68020 will always transfer the maximum amount of data on all bus cycles; i.e., it always assumes the port is 32-bit wide when beginning the bus cycle. In addition, the TS68020 has no restrictions concerning alignment of operands in memory; long word operands need not be aligned on long word address boundaries. When misaligned data requires multiple bus cycles, the TS68020 aligned data requires multiple bus cycles, the TS68020 automatically runs the minimum number of bus cycles.

# The Co-processor Concept

The co-processor interface is a mechanism for extending the instruction set of the TS68000 Family. Examples of these extensions are the addition of specialized data operands for the existing data types or, for the case of the floating point, the inclusion of new data types and operations for them as implemented by the TS68881 and TS68882 floating point co-processors.

The programmer's model for the TS68000 Family of microprocessors is based on sequential, non-concurrent instruction execution. This means each instruction is completely executed prior to the beginning of the next instruction. Hence, instructions do not operate concurrently in the programmer's model. Most microprocessors implement the sequential model which greatly simplifies the programmer responsibilities since sequencing control is automatic and discrete.

The TS68000 co-processor interface is designed to extend the programmer's model and it provides full support for the sequential, non-concurrent instruction execution model. Hence, instruction execution by the co-processor is assumed to not overlap with instruction execution with the main microprocessor. Yet, the TS68000 co-processor interface does allow concurrent operation when concurrency can be properly accommodated. For example, the TS68881 or TS68882 floating-point co-processor will allow the TS68020 to proceed executing instruction while the co-processor continues a floating-point operation, up to the point that the TS68020 sends another request to the co-processor. Adhering to the sequential execution model, the request to the co-processor continues a floating-point operation, up to the co-processor completes each TS68881 and TS68882 instruction before it starts the next, and the TS68020 is allowed to proceed as it can in a concurrent fashion.


co-processors are divided into two types by their bus utilization characteristics. A co-processor is a DMA co-processor if it can control the bus independent of the main processor. A co-processor is a non-DMA co-processor if it does not have the capability of controlling the bus. Both co-processor types utilize the same protocol and main processor resources. Implementation of a co-processor as a DMA or non-DMA type is based primarily on bus bandwidth of the co-processor, performance, and cost issues.

The communication protocol between the main processor and the co-processor necessary to execute a co-processor instruction is based on a group of co-processor interface registers (Table 10) which are defined for the TS68000 Family co-processor interface. The TS68020 hardware uses standard TS68000 asynchronous bus cycles to access the registers. Thus, the co-processor doesn't require a special bus hardware; the bus interface implemented by a co-processor for its interface register set must only satisfy the TS68020 address, data, and control signal timing to guarantee proper communication with the main processor. The TS68020 implements the communication protocol with all co-processors in hardware (and microcode) and handles all operations automatically so the programmer is only concerned with the instructions and data types provided by the co-processor as extensions to the TS68020 instruction set and data types.

Second, and probably the most important benefit of the cache, is that it allows instruction stream fetches and operand accesses to proceed in parallel. For example, if the TS68020 requires both an instruction stream access and an operand access, and the instruction is resident in the cache, the operand access will proceed unimpeded rather than being queued behind the instruction fetch. Similarly, the TS68020 is fully capable of executing several internal instructions (instructions that do not require the bus) while completing an operand access for another instruction.

The TS68020 instruction cache is a 256-byte direct mapped cache organized as 64 long word entries. Each cache entry consists of a tag field made up of the upper 24 address bits, the FC2 (user/supervisor) value, one valid bit, and 32-bit of instruction data (Figure 22).

Figure 22. TS68020 On-chip Cache Organization



The TS68020 employs a 32-bit data bus and fetches instructions on long word address boundaries. Hence, each 32-bit instruction fetch brings in two 16-bit instruction words which are then written into the on-chip cache. When the cache is enabled, the subsequent prefetch will find the next 16-bit instruction word is already present in the cache and the related bus cycle is saved. If the cache were not enabled, the subsequent prefetch will find the bus controller still holds the full 32-bit and can satisfy the prefetch and again save the related bus cycle. So, even when the on-chip instruction cache is not enabled, the bus controller provides an instruction "cache hit" rate up to 50%.





## **Atmel Headquarters**

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

## **Atmel Operations**

### Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

### © Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® is the registered trademark of Atmel.

Other terms and product names may be the trademarks of others.

