

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, SCI, SPI
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-WFQFN Exposed Pad
Supplier Device Package	48-HWQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51101adne-u0

Table 1.1 Outline of Specifications (2/3)

Classification	Module/Function	Description
I/O ports	General I/O ports	<p>64-pin /48-pin /40-pin /36-pin</p> <ul style="list-style-type: none"> • I/O: 50/34/28/24 • Input: 2/2/1/1 • Pull-up resistors: 42/28/23/20 • Open-drain outputs: 38/28/23/20 • 5-V tolerance: 4/4/4/4
Multi-function pin controller (MPC)		Capable of selecting the input/output function from multiple pins
Timers	Multi-function timer pulse unit 2 (MTU2b)	<ul style="list-style-type: none"> • (16 bits × 4 channels) × 1 unit • Time bases for the four 16-bit timer channels can be provided via up to 8 pulse-input/output lines and three pulse-input lines • Select from among eight or seven counter-input clock signals for each channel (PCLK/1, PCLK/4, PCLK/16, PCLK/64, PCLK/256, PCLK/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD) other than channel 5, for which only four signals are available. • Input capture function • 13 output compare/input capture registers • Pulse output mode • Phase counting mode • Generation of triggers for A/D converter conversion
	Compare match timer (CMT)	<ul style="list-style-type: none"> • (16 bits × 2 channels) × 1 unit • Select from among four clock signals (PCLK/8, PCLK/32, PCLK/128, PCLK/512)
	Independent watchdog timer (IWDTa)	<ul style="list-style-type: none"> • 14 bits × 1 channel • Count clock: Dedicated low-speed on-chip oscillator for the IWDT Frequency divided by 1, 16, 32, 64, 128, or 256
	Realtime clock (RTCA)	<ul style="list-style-type: none"> • Clock source: Sub-clock • Calendar count mode or binary count mode selectable • Interrupts: Alarm interrupt, periodic interrupt, and carry interrupt
Communication functions	Serial communications interfaces (PCIe, SCIf)	<ul style="list-style-type: none"> • 3 channels (channel 1, 5: PCIe, channel 12: SCIf) • Serial communications modes: Asynchronous, clock synchronous, and smart card interface • On-chip baud rate generator allows selection of the desired bit rate • Choice of LSB first or MSB first transfer • Average transfer rate clock can be input from MTU2 timers • Simple I²C • Simple SPI • Master/slave mode supported (SCIf only) • Start frame and information frame are included (SCIf only) • Start-bit detection in asynchronous mode: Low level or falling edge is selectable (PCIe/SCIf)
	I ² C bus interface (RIIC)	<ul style="list-style-type: none"> • 1 channel • Communications formats: I²C bus format/SMBus format • Master mode or slave mode selectable • Supports fast mode
	Serial peripheral interface (RSPI)	<ul style="list-style-type: none"> • 1 channel • Transfer facility <p>Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPI clock (RSPCK) signals enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines)</p> <ul style="list-style-type: none"> • Capable of handling serial transfer as a master or slave • Data formats • Choice of LSB first or MSB first transfer <p>The number of bits in each transfer can be changed to 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits.</p> <p>128-bit buffers for transmission and reception</p> <p>Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits)</p> <ul style="list-style-type: none"> • Double buffers for both transmission and reception
12-bit A/D converter (S12ADb)		<ul style="list-style-type: none"> • 1 unit (1 unit × 14 channels) • 12-bit resolution • Minimum conversion time: 1.0 µs per channel when the ADCLK is operating at 32 MHz • Operating modes <ul style="list-style-type: none"> Scan mode (single scan mode, continuous scan mode, and group scan mode) • Double trigger mode (duplication of A/D conversion data) • A/D conversion start conditions <ul style="list-style-type: none"> A software trigger, a trigger from a timer (MTU), or an external trigger signal
Temperature sensor (TEMPSA)		<ul style="list-style-type: none"> • 1 channel • The voltage of the temperature is converted into a digital value by the 12-bit A/D converter.
CRC calculator (CRC)		<ul style="list-style-type: none"> • CRC code generation for arbitrary amounts of data in 8-bit units • Select any of three generating polynomials: $X^8 + X^2 + X + 1$, $X^{16} + X^{15} + X^2 + 1$, or $X^{16} + X^{12} + X^5 + 1$ • Generation of CRC codes for use with LSB first or MSB first communications is selectable.

Table 1.4 Pin Functions (2/3)

Classifications	Pin Name	I/O	Description
Serial communications interface (SCLe)	• Simple I ² C mode		
	SSCL1, SSCL5	I/O	Input/output pins for the I ² C clock.
	SSDA1, SSDA5	I/O	Input/output pins for the I ² C data.
	• Simple SPI mode		
	SCK1, SCK5	I/O	Input/output pins for the clock.
	SMISO1, SMISO5	I/O	Input/output pins for slave transmit data.
	SMOSI1, SMOSI5	I/O	Input/output pins for master transmit data.
	SS1#, SS5#	Input	Chip-select input pins.
	• Asynchronous mode/clock synchronous mode		
	SCK12	I/O	Input/output pin for the clock.
Serial communications interface (SCIf)	RXD12	Input	Input pin for receiving data.
	TXD12	Output	Output pin for transmitting data.
	CTS12#	Input	Input pin for controlling the start of transmission and reception.
	RTS12#	Output	Output pin for controlling the start of transmission and reception.
	• Simple I ² C mode		
	SSCL12	I/O	Input/output pin for the I ² C clock.
	SSDA12	I/O	Input/output pin for the I ² C data.
	• Simple SPI mode		
	SCK12	I/O	Input/output pin for the clock.
	SMISO12	I/O	Input/output pin for slave transmit data.
I ² C bus interface	SMOSI12	I/O	Input/output pin for master transmit data.
	SS12#	Input	Chip-select input pin.
	• Extended serial mode		
	RXDX12	Input	Input pin for data reception by SCIf.
	TXDX12	Output	Output pin for data transmission by SCIf.
	SIOX12	I/O	Input/output pin for data reception or transmission by SCIf.
	SCL0	I/O	Input/output pin for I ² C bus interface clocks. Bus can be directly driven by the N-channel open drain output.
	SDA0	I/O	Input/output pin for I ² C bus interface data. Bus can be directly driven by the N-channel open drain output.
Serial peripheral interface	RSPCKA	I/O	Input/output pin for the RSPI clock.
	MOSIA	I/O	Input/output pin for transmitting data from the RSPI master.
	MISOA	I/O	Input/output pin for transmitting data from the RSPI slave.
	SSLA0	I/O	Input/output pin to select the slave for the RSPI.
	SSLA1 to SSLA3	Output	Output pins to select the slave for the RSPI.
12-bit A/D converter	AN000 to AN004, AN006, AN008 to AN015	Input	Input pins for the analog signals to be processed by the A/D converter.
	ADTRG0#	Input	Input pin for the external trigger signals that start the A/D conversion.
I/O ports	P03, P05	I/O	2-bit input/output pins.
	P14 to P17	I/O	4-bit input/output pins.
	P26, P27	I/O	2-bit input/output pins.
	P30 to P32, P35	I/O	4-bit input/output pins (P35 input pin).
	P40 to P44, P46	I/O	6-bit input/output pins.
	P54, P55	I/O	2-bit input/output pins.
	PA0, PA1, PA3, PA4, PA6	I/O	5-bit input/output pins.
	PB0, PB1, PB3, PB5 to PB7	I/O	6-bit input/output pins.

Table 1.5 List of Pins and Pin Functions (64-Pin LFQFP/LQFP) (1/2)

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, RTC)	Communication (SCLe, SCIf, RSPI, IIC)	Others
1		P03			
2		P27	MTIOC2B	SCK1/SCK12	IRQ3/CMPA2/ CACREF/ADTRG0#
3		P26	MTIOC2A	TXD1/SMOSI1/SSDA1	
4		P30		RXD1/SMISO1/SSCL1	IRQ0
5		P31		CTS1#/RTS1#/SS1#	IRQ1
6	MD				FINED
7	RES#				
8	XCOUT				
9	XCIN	PH7			
10		P35			NMI
11	XTAL				
12	EXTAL				
13	VCL				
14	VSS				
15	VCC				
16		P32	MTIOC0C/RTCOUT		IRQ2
17		P17	MTIOC0C	SCK1/MISOA/SDA0/RXD12/RDXD12/ SMISO12/SSCL12	IRQ7
18		P16	RTCOUT	TXD1/SMOSI1/SSDA1/MOSIA/SCL0	IRQ6/ADTRG0#
19		P15	MTIOC0B/MTCLKB	RXD1/SMISO1/SSCL1/RSPCKA	IRQ5/CLKOUT
20		P14	MTIOC0A/MTCLKA	CTS1#/RTS1#/SS1#/SSLA0/TXD12/ TXDX12/SIOX12/SMOSI12/SSDA12	IRQ4
21		PH3	MTIOC1A		
22		PH2			IRQ1
23		PH1			IRQ0
24		PH0	MTIOC1B		CACREF
25		P55			
26		P54			
27		PC7	MTCLKB	TXD1/SMOSI1/SSDA1/MISOA	CACREF
28		PC6	MTCLKA	RXD1/SMISO1/SSCL1/MOSIA	
29		PC5	MTCLKD	SCK1/RSPCKA	
30		PC4	MTCLKC	SCK5/SSLA0	IRQ2/CLKOUT
31		PC3		TXD5/SMOSI5/SSDA5	
32		PC2		RXD5/SMISO5/SSCL5/SSLA3	
33		PB7/PC1			
34		PB6/PC0			
35		PB5	MTIOC2A/MTIOC1B		
36		PB3	MTIOC0A		
37		PB1	MTIOC0C		IRQ4
38	VCC				
39		PB0	MTIC5W/MTIOC0C/ RTCOUT	SCL0/RSPCKA	IRQ2/ADTRG0#
40	VSS				
41		PA6	MTIC5V/MTCLKB/MTIOC2A	CTS5#/RTS5#/SS5#/SDA0/MOSIA	IRQ3
42		PA4	MTIC5U/MTCLKA/MTIOC2B	TXD5/SMOSI5/SSDA5/SSLA0	IRQ5
43		PA3	MTIOC0D/MTCLKD/ MTIOC1B	RXD5/SMISO5/SSCL5/MISOA	IRQ6
44		PA1	MTIOC0B/MTCLKC/ RTCOUT	SCK5/SSLA2	

Table 1.7 List of Pins and Pin Functions (48-Pin LFQFP/HWQFN) (2/2)

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, RTC)	Communication (SCLe, SCIf, RSPI, IIC)	Others
45		P40*1			AN000
46	VREFH0	PJ6*1			
47	AVSS0				
48	AVCC0				

Note 1. The power source of the I/O buffer for these pins is AVCC0.

Table 1.8 List of Pins and Pin Functions (40-Pin HWQFN)

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, RTC)	Communication (SCLe, SClf, RSPI, RIIC)	Others
1		P27	MTIOC2B	SCK1/SCK12	IRQ3/CMPA2/ CACREF/ADTRG0#
2		P26	MTIOC2A	TXD1/SMOSI1/SSDA1	
3	MD				FINED
4	RES#				
5		P35			NMI
6	XTAL				
7	EXTAL				
8	VCL				
9	VSS				
10	VCC				
11		P32	MTIOC0C		IRQ2
12		P17	MTIOC0C	SCK1/MISOA/SDA0/RXD12/RDXD12/ SMISO12/SSCL12	IRQ7
13		P16		TXD1/SMOSI1/SSDA1/SCL0/MOSIA	IRQ6/ADTRG0#
14		P15	MTIOC0B/MTCLKB	RXD1/SMISO1/SSCL1/RSPCKA	IRQ5/CLKOUT
15		P14	MTIOC0A/MTCLKA	CTS1#/RTS1#/SS1#/SSLA0/TXD12/ TXDX12/SIOX12/SMOSI12/SSDA12	IRQ4
16		PH3	MTIOC1A		
17		PH2			IRQ1
18		PH1			IRQ0
19		PH0	MTIOC1B		CACREF
20		PC4	MTCLKC	SCK5/SSLA0	IRQ2/CLKOUT
21		PB3	MTIOC0A		
22	VCC				
23		PB0	MTIOC0C/MTIC5W	SCL0/RSPCKA	IRQ2/ADTRG0#
24	VSS				
25		PA6	MTIOC2A/MTIC5V/MTCLKB	CTS5#/RTS5#/SS5#/SDA0/MOSIA	IRQ3
26		PA4	MTIOC2B/MTIC5U/MTCLKA	TXD5/SMOSI5/SSDA5/SSLA0	IRQ5
27		PA3	MTIOC0D/MTIOC1B/ MTCLKD	RXD5/SMISO5/SSCL5/MISOA	IRQ6
28		PA1	MTIOC0B/MTCLKC	SCK5/SSLA2	
29		PE4	MTIOC1A	MOSIA	IRQ4/AN012
30		PE3	MTIOC0A/MTIOC1B	CTS12#/RTS12#/SS12#/RSPCKA	IRQ3/AN011
31		PE2		RXD12/RDXD12/SMISO12/SSCL12	IRQ7/AN010
32		PE1		TXD12/TXDX12/SIOX12/SMOSI12/ SSDA12	IRQ1/AN009
33		PE0	MTIOC2A	SCK12	IRQ0/AN008
34		P46*1			AN006
35		P42*1			AN002
36		P41*1			AN001
37	VREFL0	PJ7*1			
38	VREFH0	PJ6*1			
39	AVSS0				
40	AVCC0				

Note 1. The power source of the I/O buffer for these pins is AVCC0.

Table 4.1 List of I/O Registers (Address Order) (5/13)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States
0008 73DEh	ICU	Interrupt Source Priority Register 222	IPR222	8	8	2 ICLK
0008 73EEh	ICU	Interrupt Source Priority Register 238	IPR238	8	8	2 ICLK
0008 73F2h	ICU	Interrupt Source Priority Register 242	IPR242	8	8	2 ICLK
0008 73F3h	ICU	Interrupt Source Priority Register 243	IPR243	8	8	2 ICLK
0008 73F4h	ICU	Interrupt Source Priority Register 244	IPR244	8	8	2 ICLK
0008 73F5h	ICU	Interrupt Source Priority Register 245	IPR245	8	8	2 ICLK
0008 73F6h	ICU	Interrupt Source Priority Register 246	IPR246	8	8	2 ICLK
0008 73F7h	ICU	Interrupt Source Priority Register 247	IPR247	8	8	2 ICLK
0008 73F8h	ICU	Interrupt Source Priority Register 248	IPR248	8	8	2 ICLK
0008 73F9h	ICU	Interrupt Source Priority Register 249	IPR249	8	8	2 ICLK
0008 7500h	ICU	IRQ Control Register 0	IRQCR0	8	8	2 ICLK
0008 7501h	ICU	IRQ Control Register 1	IRQCR1	8	8	2 ICLK
0008 7502h	ICU	IRQ Control Register 2	IRQCR2	8	8	2 ICLK
0008 7503h	ICU	IRQ Control Register 3	IRQCR3	8	8	2 ICLK
0008 7504h	ICU	IRQ Control Register 4	IRQCR4	8	8	2 ICLK
0008 7505h	ICU	IRQ Control Register 5	IRQCR5	8	8	2 ICLK
0008 7506h	ICU	IRQ Control Register 6	IRQCR6	8	8	2 ICLK
0008 7507h	ICU	IRQ Control Register 7	IRQCR7	8	8	2 ICLK
0008 7510h	ICU	IRQ Pin Digital Filter Enable Register 0	IRQFLTE0	8	8	2 ICLK
0008 7514h	ICU	IRQ Pin Digital Filter Setting Register 0	IRQFLTC0	16	16	2 ICLK
0008 7580h	ICU	Non-Maskable Interrupt Status Register	NMISR	8	8	2 ICLK
0008 7581h	ICU	Non-Maskable Interrupt Enable Register	NMIER	8	8	2 ICLK
0008 7582h	ICU	Non-Maskable Interrupt Status Clear Register	NMICLR	8	8	2 ICLK
0008 7583h	ICU	NMI Pin Interrupt Control Register	NMICR	8	8	2 ICLK
0008 7590h	ICU	NMI Pin Digital Filter Enable Register	NMIFLTE	8	8	2 ICLK
0008 7594h	ICU	NMI Pin Digital Filter Setting Register	NMIFLTC	8	8	2 ICLK
0008 8000h	CMT	Compare Match Timer Start Register 0	CMSTRO	16	16	2 or 3 PCLKB
0008 8002h	CMT0	Compare Match Timer Control Register	CMCR	16	16	2 or 3 PCLKB
0008 8004h	CMT0	Compare Match Timer Counter	CMCNT	16	16	2 or 3 PCLKB
0008 8006h	CMT0	Compare Match Timer Constant Register	CMCOR	16	16	2 or 3 PCLKB
0008 8008h	CMT1	Compare Match Timer Control Register	CMCR	16	16	2 or 3 PCLKB
0008 800Ah	CMT1	Compare Match Timer Counter	CMCNT	16	16	2 or 3 PCLKB
0008 800Ch	CMT1	Compare Match Timer Constant Register	CMCOR	16	16	2 or 3 PCLKB
0008 8030h	IWDT	IWDT Refresh Register	IWDTRR	8	8	2 or 3 PCLKB
0008 8032h	IWDT	IWDT Control Register	IWDTCR	16	16	2 or 3 PCLKB
0008 8034h	IWDT	IWDT Status Register	IWDTSR	16	16	2 or 3 PCLKB
0008 8036h	IWDT	IWDT Reset Control Register	IWDTRCR	8	8	2 or 3 PCLKB
0008 8038h	IWDT	IWDT Count Stop Control Register	IWDTCS PTR	8	8	2 or 3 PCLKB
0008 8280h	CRC	CRC Control Register	CRCCR	8	8	2 or 3 PCLKB
0008 8281h	CRC	CRC Data Input Register	CRCDIR	8	8	2 or 3 PCLKB
0008 8282h	CRC	CRC Data Output Register	CRCDOR	16	16	2 or 3 PCLKB
0008 8300h	RIIC0	I ² C Bus Control Register 1	ICCR1	8	8	2 or 3 PCLKB
0008 8301h	RIIC0	I ² C Bus Control Register 2	ICCR2	8	8	2 or 3 PCLKB
0008 8302h	RIIC0	I ² C Bus Mode Register 1	ICMR1	8	8	2 or 3 PCLKB
0008 8303h	RIIC0	I ² C Bus Mode Register 2	ICMR2	8	8	2 or 3 PCLKB
0008 8304h	RIIC0	I ² C Bus Mode Register 3	ICMR3	8	8	2 or 3 PCLKB
0008 8305h	RIIC0	I ² C Bus Function Enable Register	ICFER	8	8	2 or 3 PCLKB
0008 8306h	RIIC0	I ² C Bus Status Enable Register	ICSER	8	8	2 or 3 PCLKB
0008 8307h	RIIC0	I ² C Bus Interrupt Enable Register	ICIER	8	8	2 or 3 PCLKB
0008 8308h	RIIC0	I ² C Bus Status Register 1	ICSR1	8	8	2 or 3 PCLKB
0008 8309h	RIIC0	I ² C Bus Status Register 2	ICSR2	8	8	2 or 3 PCLKB
0008 830Ah	RIIC0	Slave Address Register L0	SARL0	8	8	2 or 3 PCLKB

Table 4.1 List of I/O Registers (Address Order) (6/13)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States
0008 830Ah	RIIC0	Timeout Internal Counter L	TMOCNTL	8	8	2 or 3 PCLKB
0008 830Bh	RIIC0	Slave Address Register U0	SARU0	8	8	2 or 3 PCLKB
0008 830Bh	RIIC0	Timeout Internal Counter U	TMOCNTU	8	8 *1	2 or 3 PCLKB
0008 830Ch	RIIC0	Slave Address Register L1	SARL1	8	8	2 or 3 PCLKB
0008 830Dh	RIIC0	Slave Address Register U1	SARU1	8	8	2 or 3 PCLKB
0008 830Eh	RIIC0	Slave Address Register L2	SARL2	8	8	2 or 3 PCLKB
0008 830Fh	RIIC0	Slave Address Register U2	SARU2	8	8	2 or 3 PCLKB
0008 8310h	RIIC0	I ² C Bus Bit Rate Low-Level Register	ICBRL	8	8	2 or 3 PCLKB
0008 8311h	RIIC0	I ² C Bus Bit Rate High-Level Register	ICBRH	8	8	2 or 3 PCLKB
0008 8312h	RIIC0	I ² C Bus Transmit Data Register	ICDRT	8	8	2 or 3 PCLKB
0008 8313h	RIIC0	I ² C Bus Receive Data Register	ICDRR	8	8	2 or 3 PCLKB
0008 8380h	RSPI0	RSPI Control Register	SPCR	8	8	2 or 3 PCLKB
0008 8381h	RSPI0	RSPI Slave Select Polarity Register	SSLP	8	8	2 or 3 PCLKB
0008 8382h	RSPI0	RSPI Pin Control Register	SPPCR	8	8	2 or 3 PCLKB
0008 8383h	RSPI0	RSPI Status Register	SPSR	8	8	2 or 3 PCLKB
0008 8384h	RSPI0	RSPI Data Register	SPDR	32	16, 32	2 or 3 PCLKB/2ICLK
0008 8388h	RSPI0	RSPI Sequence Control Register	SPSCR	8	8	2 or 3 PCLKB
0008 8389h	RSPI0	RSPI Sequence Status Register	SPSSR	8	8	2 or 3 PCLKB
0008 838Ah	RSPI0	RSPI Bit Rate Register	SPBR	8	8	2 or 3 PCLKB
0008 838Bh	RSPI0	RSPI Data Control Register	SPDCR	8	8	2 or 3 PCLKB
0008 838Ch	RSPI0	RSPI Clock Delay Register	SPCKD	8	8	2 or 3 PCLKB
0008 838Dh	RSPI0	RSPI Slave Select Negation Delay Register	SSLND	8	8	2 or 3 PCLKB
0008 838Eh	RSPI0	RSPI Next-Access Delay Register	SPND	8	8	2 or 3 PCLKB
0008 838Fh	RSPI0	RSPI Control Register 2	SPCR2	8	8	2 or 3 PCLKB
0008 8390h	RSPI0	RSPI Command Register 0	SPCMD0	16	16	2 or 3 PCLKB
0008 8392h	RSPI0	RSPI Command Register 1	SPCMD1	16	16	2 or 3 PCLKB
0008 8394h	RSPI0	RSPI Command Register 2	SPCMD2	16	16	2 or 3 PCLKB
0008 8396h	RSPI0	RSPI Command Register 3	SPCMD3	16	16	2 or 3 PCLKB
0008 8398h	RSPI0	RSPI Command Register 4	SPCMD4	16	16	2 or 3 PCLKB
0008 839Ah	RSPI0	RSPI Command Register 5	SPCMD5	16	16	2 or 3 PCLKB
0008 839Ch	RSPI0	RSPI Command Register 6	SPCMD6	16	16	2 or 3 PCLKB
0008 839Eh	RSPI0	RSPI Command Register 7	SPCMD7	16	16	2 or 3 PCLKB
0008 8680h	MTU	Timer Start Register	TSTR	8	8, 16	2 or 3 PCLKB
0008 8681h	MTU	Timer Synchronous Register	TSYR	8	8, 16	2 or 3 PCLKB
0008 8690h	MTU0	Noise Filter Control Register	NFCR	8	8, 16	2 or 3 PCLKB
0008 8691h	MTU1	Noise Filter Control Register	NFCR	8	8, 16	2 or 3 PCLKB
0008 8692h	MTU2	Noise Filter Control Register	NFCR	8	8, 16	2 or 3 PCLKB
0008 8695h	MTU5	Noise Filter Control Register	NFCR	8	8, 16	2 or 3 PCLKB
0008 8700h	MTU0	Timer Control Register	TCR	8	8	2 or 3 PCLKB
0008 8701h	MTU0	Timer Mode Register	TMDR	8	8	2 or 3 PCLKB
0008 8702h	MTU0	Timer I/O Control Register H	TIORH	8	8	2 or 3 PCLKB
0008 8703h	MTU0	Timer I/O Control Register L	TIORL	8	8	2 or 3 PCLKB
0008 8704h	MTU0	Timer Interrupt Enable Register	TIER	8	8	2 or 3 PCLKB
0008 8705h	MTU0	Timer Status Register	TSR	8	8	2 or 3 PCLKB
0008 8706h	MTU0	Timer Counter	TCNT	16	16	2 or 3 PCLKB
0008 8708h	MTU0	Timer General Register A	TGRA	16	16	2 or 3 PCLKB
0008 870Ah	MTU0	Timer General Register B	TGRB	16	16	2 or 3 PCLKB
0008 870Ch	MTU0	Timer General Register C	TGRC	16	16	2 or 3 PCLKB
0008 870Eh	MTU0	Timer General Register D	TGRD	16	16	2 or 3 PCLKB
0008 8720h	MTU0	Timer General Register E	TGRE	16	16	2 or 3 PCLKB
0008 8722h	MTU0	Timer General Register F	TGRF	16	16	2 or 3 PCLKB
0008 8724h	MTU0	Timer Interrupt Enable Register 2	TIER2	8	8	2 or 3 PCLKB

Table 4.1 List of I/O Registers (Address Order) (9/13)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States
0008 B082h	DOC	DOC Data Input Register	DODIR	16	16	2 or 3 PCLKB
0008 B084h	DOC	DOC Data Setting Register	DODSR	16	16	2 or 3 PCLKB
0008 B300h	SCI12	Serial Mode Register	SMR	8	8	2 or 3 PCLKB
0008 B301h	SCI12	Bit Rate Register	BRR	8	8	2 or 3 PCLKB
0008 B302h	SCI12	Serial Control Register	SCR	8	8	2 or 3 PCLKB
0008 B303h	SCI12	Transmit Data Register	TDR	8	8	2 or 3 PCLKB
0008 B304h	SCI12	Serial Status Register	SSR	8	8	2 or 3 PCLKB
0008 B305h	SCI12	Receive Data Register	RDR	8	8	2 or 3 PCLKB
0008 B306h	SCI12	Smart Card Mode Register	SCMR	8	8	2 or 3 PCLKB
0008 B307h	SCI12	Serial Extended Mode Register	SEMR	8	8	2 or 3 PCLKB
0008 B308h	SCI12	Noise Filter Setting Register	SNFR	8	8	2 or 3 PCLKB
0008 B309h	SCI12	I ² C Mode Register 1	SIMR1	8	8	2 or 3 PCLKB
0008 B30Ah	SCI12	I ² C Mode Register 2	SIMR2	8	8	2 or 3 PCLKB
0008 B30Bh	SCI12	I ² C Mode Register 3	SIMR3	8	8	2 or 3 PCLKB
0008 B30Ch	SCI12	I ² C Status Register	SISR	8	8	2 or 3 PCLKB
0008 B30Dh	SCI12	SPI Mode Register	SPMR	8	8	2 or 3 PCLKB
0008 B320h	SCI12	Extended Serial Mode Enable Register	ESMER	8	8	2 or 3 PCLKB
0008 B321h	SCI12	Control Register 0	CR0	8	8	2 or 3 PCLKB
0008 B322h	SCI12	Control Register 1	CR1	8	8	2 or 3 PCLKB
0008 B323h	SCI12	Control Register 2	CR2	8	8	2 or 3 PCLKB
0008 B324h	SCI12	Control Register 3	CR3	8	8	2 or 3 PCLKB
0008 B325h	SCI12	Port Control Register	PCR	8	8	2 or 3 PCLKB
0008 B326h	SCI12	Interrupt Control Register	ICR	8	8	2 or 3 PCLKB
0008 B327h	SCI12	Status Register	STR	8	8	2 or 3 PCLKB
0008 B328h	SCI12	Status Clear Register	STCR	8	8	2 or 3 PCLKB
0008 B329h	SCI12	Control Field 0 Data Register	CF0DR	8	8	2 or 3 PCLKB
0008 B32Ah	SCI12	Control Field 0 Compare Enable Register	CF0CR	8	8	2 or 3 PCLKB
0008 B32Bh	SCI12	Control Field 0 Receive Data Register	CF0RR	8	8	2 or 3 PCLKB
0008 B32Ch	SCI12	Primary Control Field 1 Data Register	PCF1DR	8	8	2 or 3 PCLKB
0008 B32Dh	SCI12	Secondary Control Field 1 Data Register	SCF1DR	8	8	2 or 3 PCLKB
0008 B32Eh	SCI12	Control Field 1 Compare Enable Register	CF1CR	8	8	2 or 3 PCLKB
0008 B32Fh	SCI12	Control Field 1 Receive Data Register	CF1RR	8	8	2 or 3 PCLKB
0008 B330h	SCI12	Timer Control Register	TCR	8	8	2 or 3 PCLKB
0008 B331h	SCI12	Timer Mode Register	TMR	8	8	2 or 3 PCLKB
0008 B332h	SCI12	Timer Prescaler Register	TPRE	8	8	2 or 3 PCLKB
0008 B333h	SCI12	Timer Count Register	TCNT	8	8	2 or 3 PCLKB
0008 C000h	PORT0	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C001h	PORT1	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C002h	PORT2	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C003h	PORT3	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C004h	PORT4	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C005h	PORT5	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C00Ah	PORTA	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C00Bh	PORTB	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C00Ch	PORTC	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C00Eh	PORTE	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C011h	PORTH	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C012h	PORTJ	Port Direction Register	PDR	8	8	2 or 3 PCLKB
0008 C020h	PORT0	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C021h	PORT1	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C022h	PORT2	Port Output Data Register	PODR	8	8	2 or 3 PCLKB
0008 C023h	PORT3	Port Output Data Register	PODR	8	8	2 or 3 PCLKB

Table 5.7 DC Characteristics (5) (1/2)Conditions: $1.8 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item				Symbol	Typ. *4	Max	Unit	Test Conditions
Supply current*1	High-speed operating mode	Normal operating mode	No peripheral operation*2	ICLK = 32 MHz	I _{CC}	3.2	—	mA
				ICLK = 16 MHz		2.1	—	
				ICLK = 8 MHz		1.5	—	
			All peripheral operation: Normal*3	ICLK = 32 MHz		9.6	—	
				ICLK = 16 MHz		5.6	—	
				ICLK = 8 MHz		3.5	—	
			All peripheral operation: Max.*3	ICLK = 32 MHz		—	21.6	
				No peripheral operation*2		1.5	—	
				ICLK = 16 MHz		1.2	—	
			Sleep mode	ICLK = 8 MHz		1.0	—	
				All peripheral operation: Normal*3		5.1	—	
				ICLK = 16 MHz		3.1	—	
			Deep sleep mode	ICLK = 8 MHz		2.0	—	
				No peripheral operation*2		1.0	—	
				ICLK = 16 MHz		0.80	—	
				ICLK = 8 MHz		0.70	—	
			All peripheral operation: Normal*3	ICLK = 32 MHz		3.4	—	
				ICLK = 16 MHz		2.2	—	
				ICLK = 8 MHz		1.5	—	
		Middle-speed operating modes	Normal operating mode	No peripheral operation*5	I _{CC}	1.7	—	mA
				ICLK = 12 MHz		1.3	—	
				ICLK = 8 MHz		0.72	—	
			All peripheral operation: Normal*6	ICLK = 12 MHz		4.2	—	
				ICLK = 8 MHz		3.3	—	
				ICLK = 1 MHz		1.2	—	
			Sleep mode	All peripheral operation: Max.*6		—	10	
				No peripheral operation*5		1.0	—	
				ICLK = 12 MHz		0.82	—	
			Deep sleep mode	ICLK = 8 MHz		0.65	—	
				ICLK = 1 MHz		2.3	—	
				All peripheral operation: Normal*6		1.9	—	
			No peripheral operation*5	ICLK = 12 MHz		1.0	—	
				ICLK = 8 MHz		0.8	—	
				ICLK = 1 MHz		0.66	—	
			All peripheral operation: Normal*6	No peripheral operation*5		0.58	—	
				ICLK = 12 MHz		1.6	—	
				ICLK = 8 MHz		1.5	—	
				ICLK = 1 MHz		0.87	—	

Table 5.17 Output Voltage (1)Conditions: $2.7 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$, $2.7 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $T_a = -40 \text{ to } +10^\circ\text{C}$

Item		Symbol	Min.	Max.	Unit	Test Conditions
Low-level output voltage	All output ports (except for RIIC, ports P40 to P44, P46, ports PJ6, PJ7)	V_{OL}	—	0.6	V	$I_{OL} = 3.0 \text{ mA}$
	—		—	0.4		$I_{OL} = 1.5 \text{ mA}$
	—		—	0.4		$I_{OL} = 0.4 \text{ mA}$
	RIIC pins		—	0.4		$I_{OL} = 3.0 \text{ mA}$
	Standard mode		—	0.6		$I_{OL} = 6.0 \text{ mA}$
	Fast mode		—	—		
High-level output voltage	All output ports (except for ports P40 to P44, P46, ports PJ6, PJ7)	V_{OH}	$\text{VCC} - 0.5$	—	V	$I_{OH} = -2.0 \text{ mA}$
	Ports P40 to P44, P46, ports PJ6, PJ7		$\text{AVCC0} - 0.5$	—		$I_{OH} = -0.1 \text{ mA}$

Table 5.18 Output Voltage (2)Conditions: $1.8 \text{ V} \leq \text{VCC} \leq 2.7 \text{ V}$, $1.8 \text{ V} \leq \text{AVCC0} \leq 2.7 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item		Symbol	Min.	Max.	Unit	Test Conditions
Low-level output voltage	All output ports (except for ports P40 to P44, P46, ports PJ6, PJ7)	V_{OL}	—	0.6	V	$I_{OL} = 1.5 \text{ mA}$
	Ports P40 to P44, P46, ports PJ6, PJ7		—	0.4		$I_{OL} = 0.4 \text{ mA}$
High-level output voltage	All output ports (except for ports P40 to P44, P46, ports PJ6, PJ7)	V_{OH}	$\text{VCC} - 0.5$	—	V	$I_{OH} = -1.0 \text{ mA}$
	Ports P40 to P44, P46, ports PJ6, PJ7		$\text{AVCC0} - 0.5$	—		$I_{OH} = -0.1 \text{ mA}$




Figure 5.9 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics of General Ports (Except for the RIIC Output Pin, Ports P40 to P44, P46, Ports PJ6, PJ7) at $VCC = 2.7$ V (Reference Data)




Figure 5.10 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics of General Ports (Except for the RIIC Output Pin, Ports P40 to P44, P46, Ports PJ6, PJ7) at $VCC = 3.3$ V (Reference Data)

Table 5.22 Clock TimingConditions: $1.8 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
XTAL external clock input cycle time	t_{Xcyc}	50	—	—	ns	Figure 5.18
XTAL external clock input high pulse width	t_{XH}	20	—	—	ns	
XTAL external clock input low pulse width	t_{XL}	20	—	—	ns	
XTAL external clock rising time	t_{Xr}	—	—	5	ns	
XTAL external clock falling time	t_{Xf}	—	—	5	ns	
XTAL external clock input wait time*1	t_{EXWT}	0.5	—	—	μs	
Main clock oscillator oscillation frequency	f_{MAIN}	2.4 ≤ VCC ≤ 3.6	1	—	20	MHz
1.8 ≤ VCC < 2.4			1	—	8	
Main clock oscillation stabilization time (crystal)*2	$t_{MAINOSC}$	—	3	—	ms	Figure 5.20
Main clock oscillation stabilization time (ceramic resonator)*2	$t_{MAINOSC}$	—	50	—	μs	
LOCO clock oscillation frequency	f_{LOCO}	3.44	4.0	4.56	MHz	
LOCO clock oscillation stabilization time	t_{LOCO}	—	—	0.5	μs	Figure 5.21
IWDT-dedicated clock oscillation frequency	f_{ILOCO}	12.75	15	17.25	kHz	
IWDT-dedicated clock oscillation stabilization time	t_{ILOCO}	—	—	50	μs	Figure 5.19
HOCO clock oscillation frequency	f_{HOCO}	31.52	32	32.48	MHz	$T_a = -40 \text{ to } 85^\circ\text{C}$
		31.68	32	32.32		$T_a = -20 \text{ to } 85^\circ\text{C}$
		31.36	32	32.64		$T_a = -40 \text{ to } 105^\circ\text{C}$
HOCO clock oscillation stabilization time	t_{HOCO2}	—	—	56	μs	Figure 5.23
Sub-clock oscillator oscillation frequency*4	f_{SUB}	—	32.768	—	kHz	
Sub-clock oscillation stabilization time*3	t_{SUBOSC}	—	0.5	—	s	Figure 5.24

Note 1. Time until the clock can be used after the main clock oscillator stop bit (MOSCCR.MOSTP) is set to 0 (operating) when the external clock is stable.

Note 2. Reference values when an 8-MHz oscillator is used.


When specifying the main clock oscillator stabilization time, set the MOSCWTCR register with a stabilization time value that is equal to or greater than the oscillator-manufacturer-recommended value.

After changing the setting of the MOSCCR.MOSTP bit so that the main clock oscillator operates, read the OSCOVFSR.MOOVF flag to confirm that it has become 1, and then start using the main clock.

Note 3. After changing the setting of the SOSCCR.SOSTP bit or RCR3.RTCEN bit so that the sub-clock oscillator operates, only start using the sub-clock after the sub-clock oscillation stabilization wait time that is equal to or greater than the oscillator-manufacturer-recommended value has elapsed.

Reference value when a 32.768-kHz resonator is used.

Note 4. Only 32.768 kHz can be used.

**Figure 5.18 XTAL External Clock Input Timing**

5.3.5 Timing of On-Chip Peripheral Modules

Table 5.30 Timing of On-Chip Peripheral Modules (1)

Conditions: $1.8 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item			Symbol	Min.	Max.	Unit ^{*1}	Test Conditions	
I/O ports	Input data pulse width		t_{PRW}	1.5	—	t_{Pcyc}	Figure 5.32	
MTU2	Input capture input pulse width	Single-edge setting	t_{TICW}	1.5	—	t_{Pcyc}	Figure 5.33	
		Both-edge setting		2.5	—			
SCI	Timer clock pulse width	Single-edge setting	t_{TCKWH}, t_{TCKWL}	1.5	—	t_{Pcyc}	Figure 5.34	
		Both-edge setting		2.5	—			
		Phase counting mode		2.5	—			
SCI	Input clock cycle	Asynchronous	t_{Scyc}	4	—	t_{Pcyc}	Figure 5.35 Figure 5.36 $C = 30 \text{ pF}$	
		Clock synchronous		6	—			
	Input clock pulse width		t_{SCKW}	0.4	0.6	t_{Scyc}		
	Input clock rise time		t_{SCKr}	—	20	ns		
	Input clock fall time		t_{SCKf}	—	20	ns		
	Output clock cycle	Asynchronous	t_{Scyc}	16	—	t_{Pcyc}		
		Clock synchronous		4	—			
	Output clock pulse width		t_{SCKW}	0.4	0.6	t_{Scyc}		
	Output clock rise time		t_{SCKr}	—	20	ns		
	Output clock fall time		t_{SCKf}	—	20	ns		
	Transmit data delay time (master)	Clock synchronous		t_{TXD}	—	40	ns	
	Transmit data delay time (slave)	Clock synchronous	2.7 V or above	—	—	65	ns	
			1.8 V or above	—	—	100	ns	
A/D converter	Receive data setup time (master)	Clock synchronous	2.7 V or above	t_{RXS}	65	—	ns	Figure 5.37
			1.8 V or above	—	90	—	ns	
	Receive data setup time (slave)	Clock synchronous		—	40	—	ns	
	Receive data hold time	Clock synchronous		t_{RXH}	40	—	ns	
CAC	Trigger input pulse width		t_{TRGW}	1.5	—	t_{Pcyc}	Figure 5.37	
CAC	CACREF input pulse width	$t_{Pcyc} \leq t_{cac}^{*2}$	t_{CACREF}	$4.5 t_{cac} + 3 t_{Pcyc}$	—	ns		
		$t_{Pcyc} > t_{cac}^{*2}$		$5 t_{cac} + 6.5 t_{Pcyc}$	—			
CLKOUT	CLKOUT pin output cycle ^{*4}	VCC = 2.7 V or above	t_{Ccyc}	125	—	ns		
		VCC = 1.8 V or above		250	—			
	CLKOUT pin high pulse width ^{*3}	VCC = 2.7 V or above	t_{CH}	35	—	ns		
		VCC = 1.8 V or above		70	—			
	CLKOUT pin low pulse width ^{*3}	VCC = 2.7 V or above	t_{CL}	35	—	ns		
		VCC = 1.8 V or above		70	—			
	CLKOUT pin output rise time	VCC = 2.7 V or above	t_{Cr}	—	15	ns		
		VCC = 1.8 V or above		—	30			
	CLKOUT pin output fall time	VCC = 2.7 V or above	t_{Cf}	—	15	ns		
		VCC = 1.8 V or above		—	30			

Note 1. t_{Pcyc} : PCLK cycle

Note 2. t_{cac} : CAC count clock source cycle

Note 3. When the LOCO is selected as the clock output source (CKOCR.CKOSEL[2:0] bits = 000b), set the clock output division ratio selection to divided by 2 (CKOCR.CKODIV[2:0] bits = 001b).

Note 4. When the XTAL external clock input or an oscillator is used with divided by 1 (CKOCR.CKOSEL[2:0] bits = 010b and CKOCR.CKODIV[2:0] bits = 000b) to output from CLKOUT, the above should be satisfied with an input duty cycle of 45 to 55%.

Table 5.31 Timing of On-Chip Peripheral Modules (2)Conditions: $1.8 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$, $C = 30 \text{ pF}$

Item			Symbol	Min.	Max.	Unit	Test Conditions	
RSPI	RSPCK clock cycle	Master	t_{SPCyc}	2	4096	t_{Pcyc} *1	Figure 5.39	
		Slave		8	4096			
	RSPCK clock high pulse width	Master	t_{SPCKWH}	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2 - 3$	—	ns		
		Slave		$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2$	—			
	RSPCK clock low pulse width	Master	t_{SPCKWL}	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2 - 3$	—	ns		
		Slave		$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2$	—			
	RSPCK clock rise/fall time	Output	t_{SPCKr} ,	—	10	ns		
		1.8 V or above		—	15			
		Input	t_{SPCKf}	—	1	μs		
	Data input setup time	Master	t_{SU}	10	—	ns	Figure 5.40 to Figure 5.45	
		1.8 V or above		30	—			
		Slave		$25 - t_{Pcyc}$	—			
Data input hold time	Master	RSPCK set to a division ratio other than PCLKB divided by 2	t_H	t_{Pcyc}	—	ns	Figure 5.40 to Figure 5.45	
		RSPCK set to PCLKB divided by 2	t_{HF}	0	—			
	Slave		t_H	$20 + 2 \times t_{Pcyc}$	—			
	SSL setup time	Master	t_{LEAD}	$-30 + N^*2 \times t_{SPCyc}$	—	ns		
	Slave			2	—			
SSL hold time	Master		t_{LAG}	$-30 + N^*3 \times t_{SPCyc}$	—	ns	Figure 5.40 to Figure 5.45	
				2	—			
	Slave							
Data output delay time	Master	2.7 V or above	t_{OD}	—	14	ns	Figure 5.40 to Figure 5.45	
		1.8 V or above		—	30			
	Slave	2.7 V or above		—	$3 \times t_{Pcyc} + 65$			
		1.8 V or above		—	$3 \times t_{Pcyc} + 105$			
Data output hold time	Master	2.7 V or above	t_{OH}	0	—	ns	Figure 5.40 to Figure 5.45	
		1.8 V or above		—20	—			
	Slave			0	—			
Successive transmission delay time	Master		t_{TD}	$t_{SPCyc} + 2 \times t_{Pcyc}$	$8 \times t_{SPCyc} + 2 \times t_{Pcyc}$	ns	Figure 5.40 to Figure 5.45	
				$4 \times t_{Pcyc}$	—			
MOSI and MISO rise/fall time	Output	2.7 V or above	t_{Dr}, t_{Df}	—	10	ns	Figure 5.40 to Figure 5.45	
		1.8 V or above		—	20			
	Input			—	1	μs		
SSL rise/fall time	Output		t_{SSLr}, t_{SSLf}	—	20	ns	Figure 5.40 to Figure 5.45	
				—	1			
Slave access time	2.7 V or above		t_{SA}	—	6	t_{Pcyc}	Figure 5.44, Figure 5.45	
	1.8 V or above			—	7			
Slave output release time	2.7 V or above		t_{REL}	—	5	t_{Pcyc}	Figure 5.44, Figure 5.45	
	1.8 V or above			—	6			

Note 1. t_{Pcyc} : PCLK cycle

Note 2. N: An integer from 1 to 8 that can be set by the RSPI clock delay register (SPCKD)

Note 3. N: An integer from 1 to 8 that can be set by the RSPI slave select negation delay register (SSLND)

Table 5.33 Timing of On-Chip Peripheral Modules (4)Conditions: $2.7 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$, $2.7 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $f_{\text{PCLKB}} \leq 32 \text{ MHz}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	Min.*1	Max.	Unit	Test Conditions
RIIC (Standard mode, SMBus)	SCL0 input cycle time	t_{SCL}	$6(12) \times t_{\text{IICcyc}} + 1300$	—	ns
	SCL0 input high pulse width	t_{SCLH}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	SCL0 input low pulse width	t_{SCLL}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	SCL0, SDA0 input rise time	t_{Sr}	—	1000	ns
	SCL0, SDA0 input fall time	t_{Sf}	—	300	ns
	SCL0, SDA0 input spike pulse removal time	t_{SP}	0	$1(4) \times t_{\text{IICcyc}}$	ns
	SDA0 input bus free time	t_{BUF}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	START condition input hold time	t_{STAH}	$t_{\text{IICcyc}} + 300$	—	ns
	Repeated START condition input setup time	t_{STAS}	1000	—	ns
	STOP condition input setup time	t_{STOS}	1000	—	ns
	Data input setup time	t_{SDAS}	$t_{\text{IICcyc}} + 50$	—	ns
	Data input hold time	t_{SDAH}	0	—	ns
	SCL0, SDA0 capacitive load	C_b	—	400	pF
RIIC (Fast mode)	SCL0 input cycle time	t_{SCL}	$6(12) \times t_{\text{IICcyc}} + 600$	—	ns
	SCL0 input high pulse width	t_{SCLH}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	SCL0 input low pulse width	t_{SCLL}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	SCL0, SDA0 input rise time	t_{Sr}	—*2	300	ns
	SCL0, SDA0 input fall time	t_{Sf}	—*2	300	ns
	SCL0, SDA0 input spike pulse removal time	t_{SP}	0	$1(4) \times t_{\text{IICcyc}}$	ns
	SDA0 input bus free time	t_{BUF}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	START condition input hold time	t_{STAH}	$t_{\text{IICcyc}} + 300$	—	ns
	Repeated START condition input setup time	t_{STAS}	300	—	ns
	STOP condition input setup time	t_{STOS}	300	—	ns
	Data input setup time	t_{SDAS}	$t_{\text{IICcyc}} + 50$	—	ns
	Data input hold time	t_{SDAH}	0	—	ns
	SCL0, SDA0 capacitive load	C_b	—	400	pF

Note: t_{IICcyc} : RIIC internal reference count clock (IIC ϕ) cycle

Note 1. The value in parentheses is used when the ICMR3.NF[1:0] bits are set to 11b while a digital filter is enabled with the ICFER.NFE bit = 1.

Note 2. The minimum tsr and tsf specifications for fast mode are not set.




Figure 5.37 A/D Converter External Trigger Input Timing




Figure 5.38 CLKOUT Output Timing




Figure 5.39 RSPI Clock Timing and Simple SPI Clock Timing




Figure 5.44 RSPI Timing (Slave, CPHA = 0) and Simple SPI Timing (Slave, CKPH = 1)




Figure 5.45 RSPI Timing (Slave, CPHA = 1) and Simple SPI Timing (Slave, CKPH = 0)




Figure 5.46 RIIC Bus Interface Input/Output Timing and Simple I²C Bus Interface Input/Output Timing




Figure E 48-Pin HWQFN (PWQN0048KB-A)




Figure F 40-Pin HWQFN (PWQN0040KC-A)