



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                          |
| Core Processor             | RX                                                                                                                                                                              |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                              |
| Speed                      | 32MHz                                                                                                                                                                           |
| Connectivity               | I <sup>2</sup> C, SCI, SPI                                                                                                                                                      |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                         |
| Number of I/O              | 24                                                                                                                                                                              |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | -                                                                                                                                                                               |
| RAM Size                   | 10K x 8                                                                                                                                                                         |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V                                                                                                                                                                     |
| Data Converters            | A/D 7x12b                                                                                                                                                                       |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 36-WFLGA                                                                                                                                                                        |
| Supplier Device Package    | 36-WFLGA (4x4)                                                                                                                                                                  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51103adlm-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51103adlm-u0</a> |

## 1.4 Pin Functions

Table 1.4 lists the pin functions.

**Table 1.4 Pin Functions (1/3)**

| Classifications                        | Pin Name                                   | I/O                 | Description                                                                                                                                                |
|----------------------------------------|--------------------------------------------|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Power supply                           | VCC                                        | Input               | Power supply pin. Connect it to the system power supply.                                                                                                   |
|                                        | VCL                                        | —                   | Connect this pin to the VSS pin via the 4.7 $\mu$ F smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin. |
|                                        | VSS                                        | Input               | Ground pin. Connect it to the system power supply (0 V).                                                                                                   |
| Analog power supply                    | AVCC0                                      | Input               | Analog voltage supply pin for the 12-bit A/D converter. Connect this pin to VCC when not using the 12-bit A/D converter.                                   |
|                                        | AVSS0                                      | Input               | Analog ground pin for the 12-bit A/D converter. Connect this pin to VSS when not using the 12-bit A/D converter.                                           |
|                                        | VREFH0                                     | Input               | Analog reference voltage supply pin for the 12-bit A/D converter. Connect this pin to VCC when not using the 12-bit A/D converter.                         |
|                                        | VREFL0                                     | Input               | Analog reference ground pin for the 12-bit A/D converter. Connect this pin to VSS when not using the 12-bit A/D converter.                                 |
| Clock                                  | XTAL                                       | Output/<br>Input *1 | Pins for connecting a crystal resonator. An external clock can be input through the XTAL pin.                                                              |
|                                        | EXTAL                                      | Input               |                                                                                                                                                            |
|                                        | XCIN                                       | Input               | Input/output pins for the sub-clock oscillator. Connect a crystal resonator between XCIN and XCOUT.                                                        |
|                                        | XCOUT                                      | Output              |                                                                                                                                                            |
|                                        | CLKOUT                                     | Output              | Clock output pin.                                                                                                                                          |
| Operating mode control                 | MD                                         | Input               | Pin for setting the operating mode. The signal levels on this pin must not be changed during operation.                                                    |
| System control                         | RES#                                       | Input               | Reset pin. This LSI enters the reset state when this signal goes low.                                                                                      |
| CAC                                    | CACREF                                     | Input               | Input pin for the clock frequency accuracy measurement circuit.                                                                                            |
| On-chip emulator                       | FINED                                      | I/O                 | FINE interface pin.                                                                                                                                        |
| LVD                                    | CMPA2                                      | Input               | Detection target voltage pin for voltage detection 2.                                                                                                      |
| Interrupts                             | NMI                                        | Input               | Non-maskable interrupt request pin.                                                                                                                        |
|                                        | IRQ0 to IRQ7                               | Input               | Interrupt request pins.                                                                                                                                    |
| Multi-function timer pulse unit 2      | MTIOC0A, MTIOC0B<br>MTIOC0C, MTIOC0D       | I/O                 | The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins.                                                                              |
|                                        | MTIOC1A, MTIOC1B                           | I/O                 | The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins.                                                                             |
|                                        | MTIOC2A, MTIOC2B                           | I/O                 | The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins.                                                                             |
|                                        | MTIC5U, MTIC5V, MTIC5W                     | Input               | The TGRU5, TGRV5, and TGRW5 input capture input/external pulse input pins.                                                                                 |
|                                        | MTCLKA, MTCLKB,<br>MTCLKC, MTCLKD          | Input               | Input pins for the external clock.                                                                                                                         |
| Realtime clock                         | RTCOUT                                     | Output              | Output pin for the 1-Hz/64-Hz clock.                                                                                                                       |
| Serial communications interface (SCIE) | • Asynchronous mode/clock synchronous mode |                     |                                                                                                                                                            |
|                                        | SCK1, SCK5                                 | I/O                 | Input/output pins for the clock.                                                                                                                           |
|                                        | RXD1, RXD5                                 | Input               | Input pins for receiving data.                                                                                                                             |
|                                        | TXD1, TXD5                                 | Output              | Output pins for transmitting data.                                                                                                                         |
|                                        | CTS1#, CTS5#                               | Input               | Input pins for controlling the start of transmission and reception.                                                                                        |
|                                        | RTS1#, RTS5#                               | Output              | Output pins for controlling the start of transmission and reception.                                                                                       |

**Table 1.5 List of Pins and Pin Functions (64-Pin LQFP/LQFP) (1/2)**

| Pin No. | Power Supply, Clock, System Control | I/O Port | Timers (MTU, RTC)          | Communication (SCIe, SCIf, RSPI, IIC)                         | Others                        |
|---------|-------------------------------------|----------|----------------------------|---------------------------------------------------------------|-------------------------------|
| 1       |                                     | P03      |                            |                                                               |                               |
| 2       |                                     | P27      | MTIOC2B                    | SCK1/SCK12                                                    | IRQ3/CMPA2/<br>CACREF/ADTRG0# |
| 3       |                                     | P26      | MTIOC2A                    | TXD1/SMOSI1/SSDA1                                             |                               |
| 4       |                                     | P30      |                            | RXD1/SMISO1/SSCL1                                             | IRQ0                          |
| 5       |                                     | P31      |                            | CTS1#/RTS1#/SS1#                                              | IRQ1                          |
| 6       | MD                                  |          |                            |                                                               | FINED                         |
| 7       | RES#                                |          |                            |                                                               |                               |
| 8       | XCOUT                               |          |                            |                                                               |                               |
| 9       | XCIN                                | PH7      |                            |                                                               |                               |
| 10      |                                     | P35      |                            |                                                               | NMI                           |
| 11      | XTAL                                |          |                            |                                                               |                               |
| 12      | EXTAL                               |          |                            |                                                               |                               |
| 13      | VCL                                 |          |                            |                                                               |                               |
| 14      | VSS                                 |          |                            |                                                               |                               |
| 15      | VCC                                 |          |                            |                                                               |                               |
| 16      |                                     | P32      | MTIOC0C/RTCOUT             |                                                               | IRQ2                          |
| 17      |                                     | P17      | MTIOC0C                    | SCK1/MISOA/SDA0/RXD12/RXD12/<br>SMISO12/SSCL12                | IRQ7                          |
| 18      |                                     | P16      | RTCOUT                     | TXD1/SMOSI1/SSDA1/MOSIA/SCL0                                  | IRQ6/ADTRG0#                  |
| 19      |                                     | P15      | MTIOC0B/MTCLKB             | RXD1/SMISO1/SSCL1/RSPCKA                                      | IRQ5/CLKOUT                   |
| 20      |                                     | P14      | MTIOC0A/MTCLKA             | CTS1#/RTS1#/SS1#/SSLA0/TXD12/<br>TXDX12/SIOX12/SMOSI12/SSDA12 | IRQ4                          |
| 21      |                                     | PH3      | MTIOC1A                    |                                                               |                               |
| 22      |                                     | PH2      |                            |                                                               | IRQ1                          |
| 23      |                                     | PH1      |                            |                                                               | IRQ0                          |
| 24      |                                     | PH0      | MTIOC1B                    |                                                               | CACREF                        |
| 25      |                                     | P55      |                            |                                                               |                               |
| 26      |                                     | P54      |                            |                                                               |                               |
| 27      |                                     | PC7      | MTCLKB                     | TXD1/SMOSI1/SSDA1/MISOA                                       | CACREF                        |
| 28      |                                     | PC6      | MTCLKA                     | RXD1/SMISO1/SSCL1/MOSIA                                       |                               |
| 29      |                                     | PC5      | MTCLKD                     | SCK1/RSPCKA                                                   |                               |
| 30      |                                     | PC4      | MTCLKC                     | SCK5/SSLA0                                                    | IRQ2/CLKOUT                   |
| 31      |                                     | PC3      |                            | TXD5/SMOSI5/SSDA5                                             |                               |
| 32      |                                     | PC2      |                            | RXD5/SMISO5/SSCL5/SSLA3                                       |                               |
| 33      |                                     | PB7/PC1  |                            |                                                               |                               |
| 34      |                                     | PB6/PC0  |                            |                                                               |                               |
| 35      |                                     | PB5      | MTIOC2A/MTIOC1B            |                                                               |                               |
| 36      |                                     | PB3      | MTIOC0A                    |                                                               |                               |
| 37      |                                     | PB1      | MTIOC0C                    |                                                               | IRQ4                          |
| 38      | VCC                                 |          |                            |                                                               |                               |
| 39      |                                     | PB0      | MTIC5W/MTIOC0C/<br>RTCOUT  | SCL0/RSPCKA                                                   | IRQ2/ADTRG0#                  |
| 40      | VSS                                 |          |                            |                                                               |                               |
| 41      |                                     | PA6      | MTIC5V/MTCLKB/MTIOC2A      | CTS5#/RTS5#/SS5#/SDA0/MOSIA                                   | IRQ3                          |
| 42      |                                     | PA4      | MTIC5U/MTCLKA/MTIOC2B      | TXD5/SMOSI5/SSDA5/SSLA0                                       | IRQ5                          |
| 43      |                                     | PA3      | MTIOC0D/MTCLKD/<br>MTIOC1B | RXD5/SMISO5/SSCL5/MISOA                                       | IRQ6                          |
| 44      |                                     | PA1      | MTIOC0B/MTCLKC/<br>RTCOUT  | SCK5/SSLA2                                                    |                               |

**Table 1.5 List of Pins and Pin Functions (64-Pin LFQFP/LQFP) (2/2)**


| Pin No. | Power Supply, Clock, System Control | I/O Port | Timers (MTU, RTC) | Communication (SCle, SCIf, RSPI, RIIC) | Others     |
|---------|-------------------------------------|----------|-------------------|----------------------------------------|------------|
| 45      |                                     | PA0      |                   | SSLA1                                  | CACREF     |
| 46      |                                     | PE5      | MTIOC2B           |                                        | IRQ5/AN013 |
| 47      |                                     | PE4      | MTIOC1A           | MOSIA                                  | IRQ4/AN012 |
| 48      |                                     | PE3      | MTIOC0A/MTIOC1B   | CTS12#/RTS12#/SS12#/RSPCKA             | IRQ3/AN011 |
| 49      |                                     | PE2      |                   | RXD12/RXDX12/SMISO12/SSCL12            | IRQ7/AN010 |
| 50      |                                     | PE1      |                   | TXD12/TXDX12/SIOX12/SMOSI12/SSDA12     | IRQ1/AN009 |
| 51      |                                     | PE0      | MTIOC2A           | SCK12                                  | IRQ0/AN008 |
| 52      |                                     | PE7      |                   |                                        | IRQ7/AN015 |
| 53      |                                     | PE6      |                   |                                        | IRQ6/AN014 |
| 54      |                                     | P46*1    |                   |                                        | AN006      |
| 55      |                                     | P44*1    |                   |                                        | AN004      |
| 56      |                                     | P43*1    |                   |                                        | AN003      |
| 57      |                                     | P42*1    |                   |                                        | AN002      |
| 58      |                                     | P41*1    |                   |                                        | AN001      |
| 59      | VREFL0                              | PJ7*1    |                   |                                        |            |
| 60      |                                     | P40*1    |                   |                                        | AN000      |
| 61      | VREFH0                              | PJ6*1    |                   |                                        |            |
| 62      | AVSS0                               |          |                   |                                        |            |
| 63      | AVCC0                               |          |                   |                                        |            |
| 64      |                                     | P05      |                   |                                        |            |

Note 1. The power source of the I/O buffer for these pins is AVCC0.

**Table 1.6 List of Pins and Pin Functions (64-Pin WFLGA) (2/2)**

| Pin No. | Power Supply, Clock, System Control | I/O Port | Timers (MTU, RTC) | Communication (SCle, SCIf, RSPI, RIIC)     | Others       |
|---------|-------------------------------------|----------|-------------------|--------------------------------------------|--------------|
| F5      |                                     | P54      |                   |                                            |              |
| F6      |                                     | PC7      | MTCLKB            | TXD1/SMOSI1/SSDA1/MISOA                    | CACREF       |
| F7      |                                     | PC4      | MTCLKC            | SCK5/SSLA0                                 | IRQ2/CLKOUT  |
| F8      |                                     | PB5      | MTIOC1B/MTIOC2A   |                                            |              |
| G1      | VCL                                 |          |                   |                                            |              |
| G2      |                                     | P17      | MTIOC0C           | SCK1/MISOA/SDA0/RXD12/RDX12/SMISO12/SSCL12 | IRQ7         |
| G3      |                                     | P16      | RTCOUT            | TXD1/SMOSI1/SSDA1/SCL0/MOSIA               | IRQ6/ADTRG0# |
| G4      |                                     | P15      | MTIOC0B/MTCLKB    | RXD1/SMISO1/SSCL1/RSPCKA                   | IRQ5/CLKOUT  |
| G5      |                                     | PC6      | MTCLKA            | RXD1/SMISO1/SSCL1/MOSIA                    |              |
| G6      |                                     | PC5      | MTCLKD            | SCK1/RSPCKA                                |              |
| G7      |                                     | PC3      |                   | TXD5/SMOSI5/SSDA5                          |              |
| G8      |                                     | PB6/PC0  |                   |                                            |              |
| H1      | VSS                                 |          |                   |                                            |              |
| H2      | VCC                                 |          |                   |                                            |              |
| H3      |                                     | PH3      | MTIOC1A           |                                            |              |
| H4      |                                     | PH2      |                   |                                            | IRQ1         |
| H5      |                                     | PH1      |                   |                                            | IRQ0         |
| H6      |                                     | PH0      | MTIOC1B           |                                            | CACREF       |
| H7      |                                     | PC2      |                   | RXD5/SMISO5/SSCL5/SSLA3                    |              |
| H8      |                                     | PB7/PC1  |                   |                                            |              |

Note 1. The power source of the I/O buffer for these pins is AVCC0.



Note 1. The address space in boot mode is the same as the address space in single-chip mode.

Note 2. The capacity of ROM/RAM differs depending on the products.

| ROM (bytes) |                          | RAM (bytes) |                          |
|-------------|--------------------------|-------------|--------------------------|
| Capacity    | Address                  | Capacity    | Address                  |
| 128 K       | FFFE 0000h to FFFF FFFFh | 16 K        | 0000 0000h to 0000 3FFFh |
| 96 K        | FFFE 8000h to FFFF FFFFh |             |                          |
| 64 K        | FFFF 0000h to FFFF FFFFh | 10 K        | 0000 0000h to 0000 27FFh |
| 32 K        | FFFF 8000h to FFFF FFFFh |             |                          |
| 16 K        | FFFF C000h to FFFF FFFFh | 8 K         | 0000 0000h to 0000 1FFFh |
| 8 K         | FFFF E000h to FFFF FFFFh |             |                          |

Note: See Table 1.3, List of Products, for the product type name.

Note 3. Reserved areas should not be accessed.

**Figure 3.1 Memory Map**

## 4. I/O Registers

This section provides information on the on-chip I/O register addresses and bit configuration. The information is given as shown below. Notes on writing to I/O registers are also given below.

### (1) I/O register addresses (address order)

- Registers are listed from the lower allocation addresses.
- Registers are classified according to module symbols.
- Numbers of cycles for access indicate numbers of cycles of the given base clock.
- Among the internal I/O register area, addresses not listed in the list of registers are reserved. Reserved addresses must not be accessed. Do not access these addresses; otherwise, the operation when accessing these bits and subsequent operations cannot be guaranteed.

### (2) Notes on writing to I/O registers

While writing to an I/O register, the CPU starts executing subsequent instructions before the I/O register write access is completed. This may cause the subsequent instructions to be executed before the write value is reflected in the operation. The examples below show how subsequent instructions must be executed after a write access to an I/O register is completed.

#### [Examples of cases requiring special care]

- The subsequent instruction must be executed while an interrupt request is disabled with the IENj bit in IERN of the ICU (interrupt request enable bit) set to 0.
- A WAIT instruction is executed immediately after the preprocessing for causing a transition to the low power consumption state.

In the above cases, after writing to an I/O register, wait until the write operation is completed using the following procedure and then execute the subsequent instruction.

- Write to an I/O register.
- Read the value in the I/O register and write it to a general register.
- Execute the operation using the value read.
- Execute the subsequent instruction.

#### Example of instructions

- Byte-size I/O registers

```
MOV.L #SFR_ADDR, R1
MOV.B #SFR_DATA, [R1]
CMP [R1].UB, R1
;; Next process
```

- Word-size I/O registers

```
MOV.L #SFR_ADDR, R1
MOV.W #SFR_DATA, [R1]
CMP [R1].W, R1
;; Next process
```

**Table 4.1 List of I/O Registers (Address Order) (7/13)**

| Address    | Module Symbol | Register Name                                      | Register Symbol | Number of Bits | Access Size | Number of Access States |
|------------|---------------|----------------------------------------------------|-----------------|----------------|-------------|-------------------------|
| 0008 8726h | MTU0          | Timer Buffer Operation Transfer Mode Register      | TBTM            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8780h | MTU1          | Timer Control Register                             | TCR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8781h | MTU1          | Timer Mode Register                                | TMDR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8782h | MTU1          | Timer I/O Control Register                         | TIOR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8784h | MTU1          | Timer Interrupt Enable Register                    | TIER            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8785h | MTU1          | Timer Status Register                              | TSR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8786h | MTU1          | Timer Counter                                      | TCNT            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8788h | MTU1          | Timer General Register A                           | TGRA            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 878Ah | MTU1          | Timer General Register B                           | TGRB            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8790h | MTU1          | Timer Input Capture Control Register               | TICCR           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8800h | MTU2          | Timer Control Register                             | TCR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8801h | MTU2          | Timer Mode Register                                | TMDR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8802h | MTU2          | Timer I/O Control Register                         | TIOR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8804h | MTU2          | Timer Interrupt Enable Register                    | TIER            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8805h | MTU2          | Timer Status Register                              | TSR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8806h | MTU2          | Timer Counter                                      | TCNT            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8808h | MTU2          | Timer General Register A                           | TGRA            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 880Ah | MTU2          | Timer General Register B                           | TGRB            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8880h | MTU5          | Timer Counter U                                    | TCNTU           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8882h | MTU5          | Timer General Register U                           | TGRU            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8884h | MTU5          | Timer Control Register U                           | TCRU            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8886h | MTU5          | Timer I/O Control Register U                       | TIORU           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8890h | MTU5          | Timer Counter V                                    | TCNTV           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8892h | MTU5          | Timer General Register V                           | TGRV            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8894h | MTU5          | Timer Control Register V                           | TCRV            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8896h | MTU5          | Timer I/O Control Register V                       | TIORV           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 88A0h | MTU5          | Timer Counter W                                    | TCNTW           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 88A2h | MTU5          | Timer General Register W                           | TGRW            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 88A4h | MTU5          | Timer Control Register W                           | TCRW            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 88A6h | MTU5          | Timer I/O Control Register W                       | TIORW           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 88B2h | MTU5          | Timer Interrupt Enable Register                    | TIER            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 88B4h | MTU5          | Timer Start Register                               | TSTR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 88B6h | MTU5          | Timer Compare Match Clear Register                 | TCNTCMPCLR      | 8              | 8           | 2 or 3 PCLKB            |
| 0008 9000h | S12AD         | A/D Control Register                               | ADCSR           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9004h | S12AD         | A/D Channel Select Register A                      | ADANSA          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9008h | S12AD         | A/D-Converted Value Addition Mode Select Register  | ADADS           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 900Ch | S12AD         | A/D-Converted Value Addition Count Select Register | ADADC           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 900Eh | S12AD         | A/D Control Extended Register                      | ADCER           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9010h | S12AD         | A/D Start Trigger Select Register                  | ADSTRGR         | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9012h | S12AD         | A/D Converted Extended Input Control Register      | ADEXICR         | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9014h | S12AD         | A/D Channel Select Register B                      | ADANSB          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9018h | S12AD         | A/D Data Duplication Register                      | ADDBLDR         | 16             | 16          | 2 or 3 PCLKB            |
| 0008 901Ah | S12AD         | A/D Temperature Sensor Data Register               | ADTSDR          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 901Ch | S12AD         | A/D Internal Reference Voltage Data Register       | ADOCDR          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9020h | S12AD         | A/D Data Register 0                                | ADDR0           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9022h | S12AD         | A/D Data Register 1                                | ADDR1           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9024h | S12AD         | A/D Data Register 2                                | ADDR2           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9026h | S12AD         | A/D Data Register 3                                | ADDR3           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9028h | S12AD         | A/D Data Register 4                                | ADDR4           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 902Ch | S12AD         | A/D Data Register 6                                | ADDR6           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9030h | S12AD         | A/D Data Register 8                                | ADDR8           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9032h | S12AD         | A/D Data Register 9                                | ADDR9           | 16             | 16          | 2 or 3 PCLKB            |



**Table 4.1 List of I/O Registers (Address Order) (8/13)**

| Address    | Module Symbol | Register Name                          | Register Symbol | Number of Bits | Access Size | Number of Access States |
|------------|---------------|----------------------------------------|-----------------|----------------|-------------|-------------------------|
| 0008 9034h | S12AD         | A/D Data Register 10                   | ADDR10          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9036h | S12AD         | A/D Data Register 11                   | ADDR11          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9038h | S12AD         | A/D Data Register 12                   | ADDR12          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 903Ah | S12AD         | A/D Data Register 13                   | ADDR13          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 903Ch | S12AD         | A/D Data Register 14                   | ADDR14          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 903Eh | S12AD         | A/D Data Register 15                   | ADDR15          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9060h | S12AD         | A/D Sampling State Register 0          | ADSSTR0         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 9061h | S12AD         | A/D Sampling State Register L          | ADSSTRL         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 9070h | S12AD         | A/D Sampling State Register T          | ADSSTRT         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 9071h | S12AD         | A/D Sampling State Register O          | ADSSTRO         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 9073h | S12AD         | A/D Sampling State Register 1          | ADSSTR1         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 9074h | S12AD         | A/D Sampling State Register 2          | ADSSTR2         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 9075h | S12AD         | A/D Sampling State Register 3          | ADSSTR3         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 9076h | S12AD         | A/D Sampling State Register 4          | ADSSTR4         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 9078h | S12AD         | A/D Sampling State Register 6          | ADSSTR6         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A020h | SCI1          | Serial Mode Register                   | SMR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A021h | SCI1          | Bit Rate Register                      | BRR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A022h | SCI1          | Serial Control Register                | SCR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A023h | SCI1          | Transmit Data Register                 | TDR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A024h | SCI1          | Serial Status Register                 | SSR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A025h | SCI1          | Receive Data Register                  | RDR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A026h | SCI1          | Smart Card Mode Register               | SCMR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A027h | SCI1          | Serial Extended Mode Register          | SEMR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A028h | SCI1          | Noise Filter Setting Register          | SNFR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A029h | SCI1          | I <sup>2</sup> C Mode Register 1       | SIMR1           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A02Ah | SCI1          | I <sup>2</sup> C Mode Register 2       | SIMR2           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A02Bh | SCI1          | I <sup>2</sup> C Mode Register 3       | SIMR3           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A02Ch | SCI1          | I <sup>2</sup> C Status Register       | SISR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A02Dh | SCI1          | SPI Mode Register                      | SPMR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A0A0h | SCI5          | Serial Mode Register                   | SMR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A0A1h | SCI5          | Bit Rate Register                      | BRR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A0A2h | SCI5          | Serial Control Register                | SCR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A0A3h | SCI5          | Transmit Data Register                 | TDR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A0A4h | SCI5          | Serial Status Register                 | SSR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A0A5h | SCI5          | Receive Data Register                  | RDR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A0A6h | SCI5          | Smart Card Mode Register               | SCMR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A0A7h | SCI5          | Serial Extended Mode Register          | SEMR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A0A8h | SCI5          | Noise Filter Setting Register          | SNFR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A0A9h | SCI5          | I <sup>2</sup> C Mode Register 1       | SIMR1           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A0AAh | SCI5          | I <sup>2</sup> C Mode Register 2       | SIMR2           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A0ABh | SCI5          | I <sup>2</sup> C Mode Register 3       | SIMR3           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A0ACh | SCI5          | I <sup>2</sup> C Status Register       | SISR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 A0ADh | SCI5          | SPI Mode Register                      | SPMR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 B000h | CAC           | CAC Control Register 0                 | CACR0           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 B001h | CAC           | CAC Control Register 1                 | CACR1           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 B002h | CAC           | CAC Control Register 2                 | CACR2           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 B003h | CAC           | CAC Interrupt Request Enable Register  | CAICR           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 B004h | CAC           | CAC Status Register                    | CASTR           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 B006h | CAC           | CAC Upper-Limit Value Setting Register | CAULVR          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 B008h | CAC           | CAC Lower-Limit Value Setting Register | CALLVR          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 B00Ah | CAC           | CAC Counter Buffer Register            | CACNTBR         | 16             | 16          | 2 or 3 PCLKB            |
| 0008 B080h | DOC           | DOC Control Register                   | DOCR            | 8              | 8           | 2 or 3 PCLKB            |

## 5.2 DC Characteristics

**Table 5.3 DC Characteristics (1)**Conditions:  $2.7\text{ V} \leq V_{CC} \leq 3.6\text{ V}$ ,  $2.7\text{ V} \leq AV_{CC0} \leq 3.6\text{ V}$ ,  $V_{SS} = AV_{SS0} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

| Item                                                  | Symbol                                                                                                                                                                                                       | Min.         | Typ.                  | Max. | Unit                  | Test Conditions |
|-------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|-----------------------|------|-----------------------|-----------------|
| Schmitt trigger input voltage                         | RIIC input pin (except for SMBus, 5 V tolerant)                                                                                                                                                              | $V_{IH}$     | $V_{CC} \times 0.7$   | —    | 5.8                   | V               |
|                                                       | Ports P16, P17, port PA6, port PB0 (5 V tolerant)                                                                                                                                                            | $V_{IH}$     | $V_{CC} \times 0.8$   | —    | 5.8                   |                 |
|                                                       | Ports P03, P05, ports P14, P15, ports P26, P27, ports P30 to P32, P35, ports P54, P55, ports PA0, PA1, PA3, PA4, ports PB1, PB3, PB5 to PB7, ports PC0 to PC7, ports PE0 to PE7, ports PH0 to PH3, PH7, RES# | $V_{IH}$     | $V_{CC} \times 0.8$   | —    | $V_{CC} + 0.3$        |                 |
|                                                       | RIIC input pin (except for SMBus)                                                                                                                                                                            | $V_{IL}$     | -0.3                  | —    | $V_{CC} \times 0.3$   |                 |
|                                                       | Other than RIIC input pin                                                                                                                                                                                    | $V_{IL}$     | -0.3                  | —    | $V_{CC} \times 0.2$   |                 |
|                                                       | RIIC input pin (except for SMBus)                                                                                                                                                                            | $\Delta V_T$ | $V_{CC} \times 0.05$  | —    | —                     |                 |
|                                                       | Other than RIIC input pin                                                                                                                                                                                    | $\Delta V_T$ | $V_{CC} \times 0.1$   | —    | —                     |                 |
| Input voltage (except for Schmitt trigger input pins) | MD                                                                                                                                                                                                           | $V_{IH}$     | $V_{CC} \times 0.9$   | —    | $V_{CC} + 0.3$        | V               |
|                                                       | XTAL (external clock input)                                                                                                                                                                                  | $V_{IH}$     | $V_{CC} \times 0.8$   | —    | $V_{CC} + 0.3$        |                 |
|                                                       | Ports P40 to P44, P46, ports PJ6, PJ7                                                                                                                                                                        | $V_{IH}$     | $AV_{CC0} \times 0.7$ | —    | $AV_{CC0} + 0.3$      |                 |
|                                                       | RIIC input pin (SMBus)                                                                                                                                                                                       | $V_{IH}$     | 2.1                   | —    | $V_{CC} + 0.3$        |                 |
|                                                       | MD                                                                                                                                                                                                           | $V_{IL}$     | -0.3                  | —    | $V_{CC} \times 0.1$   |                 |
|                                                       | XTAL (external clock input)                                                                                                                                                                                  | $V_{IL}$     | -0.3                  | —    | $V_{CC} \times 0.2$   |                 |
|                                                       | Ports P40 to P44, P46, ports PJ6, PJ7                                                                                                                                                                        | $V_{IL}$     | -0.3                  | —    | $AV_{CC0} \times 0.3$ |                 |
|                                                       | RIIC input pin (SMBus)                                                                                                                                                                                       | $V_{IL}$     | -0.3                  | —    | 0.8                   |                 |

**Table 5.4 DC Characteristics (2)**Conditions:  $1.8\text{ V} \leq \text{VCC} < 2.7\text{ V}$ ,  $1.8\text{ V} \leq \text{AVCC0} < 2.7\text{ V}$ ,  $\text{VSS} = \text{AVSS0} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 


| Item                                                  | Symbol                                                                                                                                                                                                       | Min.                      | Typ.                      | Max. | Unit                      | Test Conditions |
|-------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|---------------------------|------|---------------------------|-----------------|
| Schmitt trigger input voltage                         | Ports P16, P17, port PA6, port PB0 (5 V tolerant)                                                                                                                                                            | $\text{V}_{\text{IH}}$    | $\text{VCC} \times 0.8$   | —    | 5.8                       | V               |
|                                                       | Ports P03, P05, ports P14, P15, ports P26, P27, ports P30 to P32, P35, ports P54, P55, ports PA0, PA1, PA3, PA4, ports PB1, PB3, PB5 to PB7, ports PC0 to PC7, ports PE0 to PE7, ports PH0 to PH3, PH7, RES# | $\text{V}_{\text{IH}}$    | $\text{VCC} \times 0.8$   | —    | $\text{VCC} + 0.3$        |                 |
|                                                       | All pins                                                                                                                                                                                                     |                           | −0.3                      | —    | $\text{VCC} \times 0.2$   |                 |
|                                                       | All pins                                                                                                                                                                                                     | $\Delta\text{V}_\text{T}$ | $\text{VCC} \times 0.01$  | —    | —                         |                 |
|                                                       |                                                                                                                                                                                                              |                           |                           |      |                           |                 |
| Input voltage (except for Schmitt trigger input pins) | MD                                                                                                                                                                                                           | $\text{V}_{\text{IH}}$    | $\text{VCC} \times 0.9$   | —    | $\text{VCC} + 0.3$        | V               |
|                                                       | XTAL (external clock input)                                                                                                                                                                                  | $\text{V}_{\text{IH}}$    | $\text{VCC} \times 0.8$   | —    | $\text{VCC} + 0.3$        |                 |
|                                                       | Ports P40 to P44, P46, ports PJ6, PJ7                                                                                                                                                                        | $\text{V}_{\text{IH}}$    | $\text{AVCC0} \times 0.7$ | —    | $\text{AVCC0} + 0.3$      |                 |
|                                                       | MD                                                                                                                                                                                                           | $\text{V}_{\text{IL}}$    | −0.3                      | —    | $\text{VCC} \times 0.1$   |                 |
|                                                       | XTAL (external clock input)                                                                                                                                                                                  | $\text{V}_{\text{IL}}$    | −0.3                      | —    | $\text{VCC} \times 0.2$   |                 |
|                                                       | Ports P40 to P44, P46, ports PJ6, PJ7                                                                                                                                                                        | $\text{V}_{\text{IL}}$    | −0.3                      | —    | $\text{AVCC0} \times 0.3$ |                 |
|                                                       |                                                                                                                                                                                                              |                           |                           |      |                           |                 |

**Table 5.5 DC Characteristics (3)**Conditions:  $1.8\text{ V} \leq \text{VCC} \leq 3.6\text{ V}$ ,  $1.8\text{ V} \leq \text{AVCC0} \leq 3.6\text{ V}$ ,  $\text{VSS} = \text{AVSS0} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

| Item                                    | Symbol                                         | Min.                   | Typ. | Max. | Unit          | Test Conditions                                                                         |
|-----------------------------------------|------------------------------------------------|------------------------|------|------|---------------|-----------------------------------------------------------------------------------------|
| Input leakage current                   | RES#, MD, port P35, port PH7                   | $ I_{\text{in}} $      | —    | 1.0  | $\mu\text{A}$ | $\text{V}_{\text{in}} = 0\text{ V}$ , $\text{VCC}$                                      |
| Three-state leakage current (off-state) | Ports for 5 V tolerant                         | $ I_{\text{TSI}} $     | —    | 1.0  | $\mu\text{A}$ | $\text{V}_{\text{in}} = 0\text{ V}$ , 5.8 V                                             |
|                                         | Pins other than above                          | $ I_{\text{TSI}} $     | —    | 1.0  | $\mu\text{A}$ | $\text{V}_{\text{in}} = 0\text{ V}$ , $\text{VCC}$                                      |
| Input capacitance                       | All input pins (except for port P16, port P35) | $\text{C}_{\text{in}}$ | —    | 15   | pF            | $\text{V}_{\text{in}} = 0\text{ mV}$ ,<br>Frequency: 1 MHz,<br>$T_a = 25^\circ\text{C}$ |
|                                         | Port P16, port P35                             | $\text{C}_{\text{in}}$ | —    | 30   | pF            |                                                                                         |

**Table 5.6 DC Characteristics (4)**Conditions:  $1.8\text{ V} \leq \text{VCC} \leq 3.6\text{ V}$ ,  $1.8\text{ V} \leq \text{AVCC0} \leq 3.6\text{ V}$ ,  $\text{VSS} = \text{AVSS0} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

| Item                   | Symbol                                    | Min.                  | Typ. | Max. | Unit | Test Conditions                                  |
|------------------------|-------------------------------------------|-----------------------|------|------|------|--------------------------------------------------|
| Input pull-up resistor | All ports (except for port P35, port PH7) | $\text{R}_{\text{U}}$ | 10   | 20   | 100  | k $\Omega$ , $\text{V}_{\text{in}} = 0\text{ V}$ |



**Figure 5.5 Temperature Dependency in Software Standby Mode (Reference Data)**

**Table 5.9 DC Characteristics (7)**

Conditions:  $1.8\text{ V} \leq V_{CC} \leq 3.6\text{ V}$ ,  $1.8\text{ V} \leq AV_{CC0} \leq 3.6\text{ V}$ ,  $V_{SS} = AV_{SS0} = 0\text{ V}$

| Item                                  | Symbol | Typ. | Max. | Unit | Test Conditions                                         |
|---------------------------------------|--------|------|------|------|---------------------------------------------------------|
| Permissible total consumption power*1 | Pd     | —    | 300  | mW   | D version ( $T_a = -40\text{ to }85^\circ\text{C}$ )    |
|                                       |        | —    | 105  |      | G version ( $T_a = -40\text{ to }105^\circ\text{C}$ )*2 |

Note 1. Total power dissipated by the entire chip (including output currents).

Note 2. Please contact Renesas Electronics sales office for derating under  $T_a = +85^\circ\text{C}$  to  $105^\circ\text{C}$ . Derating is the systematic reduction of load for the sake of improved reliability.

### 5.2.1 Standard I/O Pin Output Characteristics (1)

Figure 5.7 to Figure 5.10 show the characteristics of general ports (except for the RIIC output pin, ports P40 to P44, P46, ports PJ6, PJ7).




Figure 5.7  $V_{OH}/V_{OL}$  and  $I_{OH}/I_{OL}$  Voltage Characteristics of General Ports (Except for the RIIC Output Pin, Ports P40 to P44, P46, Ports PJ6, PJ7) at  $T_a = 25^\circ\text{C}$  (Reference Data)




Figure 5.8  $V_{OH}/V_{OL}$  and  $I_{OH}/I_{OL}$  Temperature Characteristics of General Ports (Except for the RIIC Output Pin, Ports P40 to P44, P46, Ports PJ6, PJ7) at  $V_{CC} = 1.8\text{ V}$  (Reference Data)

### 5.2.2 Standard I/O Pin Output Characteristics (2)

Figure 5.11 to Figure 5.13 show the characteristics of the RIIC output pin.




Figure 5.11  $V_{OL}$  and  $I_{OL}$  Voltage Characteristics of RIIC Output Pin at  $T_a = 25^\circ\text{C}$  (Reference Data)




Figure 5.12  $V_{OL}$  and  $I_{OL}$  Temperature Characteristics of RIIC Output Pin at  $V_{CC} = 2.7$  V (Reference Data)

### 5.2.3 Standard I/O Pin Output Characteristics (3)

Figure 5.14 to Figure 5.17 show the characteristics ports P40 to P44, P46, ports PJ6, PJ7.




Figure 5.14  $V_{OH}/V_{OL}$  and  $I_{OH}/I_{OL}$  Voltage Characteristics of Ports P40 to P44, P46, Ports PJ6, PJ7 at  $T_a = 25^\circ\text{C}$  (Reference Data)




Figure 5.15  $V_{OH}/V_{OL}$  and  $I_{OH}/I_{OL}$  Temperature Characteristics of Ports P40 to P44, P46, Ports PJ6, PJ7 at  $V_{CC} = 1.8\text{ V}$  (Reference Data)

**Table 5.32 Timing of On-Chip Peripheral Modules (3)**Conditions:  $1.8\text{ V} \leq \text{VCC} \leq 3.6\text{ V}$ ,  $1.8\text{ V} \leq \text{AVCC0} \leq 3.6\text{ V}$ ,  $\text{VSS} = \text{AVSS0} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ ,  $C = 30\text{ pF}$ 

| Item                        |                                 |                | Symbol                               | Min. | Max.  | Unit*1             | Test Conditions             |
|-----------------------------|---------------------------------|----------------|--------------------------------------|------|-------|--------------------|-----------------------------|
| Simple SPI                  | SCK clock cycle output (master) |                | $t_{\text{SPcyc}}$                   | 4    | 65536 | $t_{\text{Pcyc}}$  | Figure 5.39                 |
|                             | SCK clock cycle input (slave)   |                |                                      | 6    | 65536 |                    |                             |
|                             | SCK clock high pulse width      |                | $t_{\text{SPCKWH}}$                  | 0.4  | 0.6   | $t_{\text{SPcyc}}$ |                             |
|                             | SCK clock low pulse width       |                | $t_{\text{SPCKWL}}$                  | 0.4  | 0.6   | $t_{\text{SPcyc}}$ |                             |
|                             | SCK clock rise/fall time        |                | $t_{\text{SPCKr}}, t_{\text{SPCKf}}$ | —    | 20    | ns                 |                             |
| Figure 5.40,<br>Figure 5.42 | Data input setup time (master)  | 2.7 V or above | $t_{\text{SU}}$                      | 65   | —     | ns                 |                             |
|                             |                                 | 1.8 V or above |                                      | 95   | —     |                    |                             |
|                             | Data input setup time (slave)   |                |                                      | 40   | —     |                    |                             |
|                             | Data input hold time            |                | $t_{\text{H}}$                       | 40   | —     | ns                 |                             |
|                             | SS input setup time             |                | $t_{\text{LEAD}}$                    | 3    | —     | $t_{\text{Pcyc}}$  |                             |
|                             | SS input hold time              |                | $t_{\text{LAG}}$                     | 3    | —     | $t_{\text{Pcyc}}$  |                             |
|                             | Data output delay time (master) |                | $t_{\text{OD}}$                      | —    | 40    | ns                 |                             |
|                             | Data output delay time (slave)  | 2.7 V or above |                                      | —    | 65    |                    |                             |
|                             |                                 | 1.8 V or above |                                      | —    | 85    |                    |                             |
|                             | Data output hold time (master)  | 2.7 V or above | $t_{\text{OH}}$                      | −10  | —     | ns                 |                             |
|                             |                                 | 1.8 V or above |                                      | −20  | —     |                    |                             |
|                             | Data output hold time (slave)   |                |                                      | −10  | —     |                    |                             |
|                             | Data rise/fall time             |                | $t_{\text{Dr}}, t_{\text{Df}}$       | —    | 20    | ns                 |                             |
|                             | SS input rise/fall time         |                | $t_{\text{SSLr}}, t_{\text{SSLf}}$   | —    | 20    | ns                 |                             |
|                             | Slave access time               |                | $t_{\text{SA}}$                      | —    | 6     | $t_{\text{Pcyc}}$  | Figure 5.44,<br>Figure 5.45 |
|                             | Slave output release time       |                | $t_{\text{REL}}$                     | —    | 6     | $t_{\text{Pcyc}}$  |                             |

Note 1.  $t_{\text{Pcyc}}$ : PCLK cycle






Figure 5.47 AVCC0 to AVREFH Voltage Range

**Differential nonlinearity error (DNL)**

Differential nonlinearity error is the difference between 1-LSB width based on the ideal A/D conversion characteristics and the width of the actually output code.

**Offset error**

Offset error is the difference between a transition point of the ideal first output code and the actual first output code.

**Full-scale error**

Full-scale error is the difference between a transition point of the ideal last output code and the actual last output code.

## 5.5 Temperature Sensor Characteristics

**Table 5.40 Temperature Sensor Characteristics**

Conditions:  $2.0\text{ V} \leq V_{CC} \leq 3.6\text{ V}$ ,  $2.0\text{ V} \leq AV_{CC0} \leq 3.6\text{ V}$ ,  $V_{SS} = AV_{SS0} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$

| Item                                    | Symbol             | Min. | Typ.      | Max. | Unit                 | Test Conditions         |
|-----------------------------------------|--------------------|------|-----------|------|----------------------|-------------------------|
| Relative accuracy                       | —                  | —    | $\pm 1.5$ | —    | $^\circ\text{C}$     | 2.4 V or above          |
|                                         |                    | —    | $\pm 2.0$ | —    |                      | Below 2.4 V             |
| Temperature slope                       | —                  | —    | -3.65     | —    | mV/ $^\circ\text{C}$ |                         |
| Output voltage (at $25^\circ\text{C}$ ) | —                  | —    | 1.05      | —    | V                    | $V_{CC} = 3.3\text{ V}$ |
| Temperature sensor start time           | $t_{\text{START}}$ | —    | —         | 5    | $\mu\text{s}$        |                         |
| Sampling time                           | —                  | 5    | —         | —    | $\mu\text{s}$        |                         |




Figure B 64-Pin LQFP (PLQP0064GA-A)




Figure G 36-Pin WFLGA (PWLG0036KA-A)

## Classifications

- Items with Technical Update document number: Changes according to the corresponding issued Technical Update
- Items without Technical Update document number: Minor changes that do not require Technical Update to be issued

| Rev. | Date         | Description                   |                                                                                                                                                                        | Classification |
|------|--------------|-------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|
|      |              | Page                          | Summary                                                                                                                                                                |                |
| 1.20 | Jul 29, 2016 | 1. Overview                   |                                                                                                                                                                        |                |
|      |              | 18 to 25                      | Table 1.5 to 1.9 Note 1 regarding I/O power source is AVCC0 for the ports (P4, PJ6, and PJ7), added                                                                    |                |
|      |              | 5. Electrical Characteristics |                                                                                                                                                                        |                |
|      |              | 45                            | Table 5.1 Absolute Maximum Ratings, Analog power supply voltage added                                                                                                  |                |
|      |              | 45                            | Table 5.2 Recommended Operating Conditions, VREFH0 / VREFL0 added                                                                                                      |                |
|      |              | 51                            | Table 5.8 DC Characteristics (6), Increment for IWDWT operation added                                                                                                  |                |
|      |              | 52                            | Table 5.9 DC Characteristics (7) Permissible total consumption power added                                                                                             | TN-RX*-A135A/E |
|      |              | 53                            | Table 5.10 DC Characteristics (8), LDV1,2 added                                                                                                                        |                |
|      |              | 54, 55                        | Table 5.15 Permissible Output Currents is divided into D version and G version                                                                                         |                |
|      |              | 93                            | Table 5.45 ROM (Flash Memory for Code Storage) Characteristics (2), Erasure time - 128-Kbyte added                                                                     | TN-RX*-A132A/E |
|      |              | 94                            | Table 5.46 ROM (Flash Memory for Code Storage) Characteristics (3), Temperature range for the programming/erasure operation changed and Erasure time - 128-Kbyte added | TN-RX*-A132A/E |
|      |              | 95, 96                        | 5.9 Usage Notes added                                                                                                                                                  |                |

All trademarks and registered trademarks are the property of their respective owners.