



Welcome to [E-XFL.COM](#)


### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                          |
| Core Processor             | RX                                                                                                                                                                              |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                              |
| Speed                      | 32MHz                                                                                                                                                                           |
| Connectivity               | I <sup>2</sup> C, SCI, SPI                                                                                                                                                      |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                         |
| Number of I/O              | 50                                                                                                                                                                              |
| Program Memory Size        | 96KB (96K x 8)                                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | -                                                                                                                                                                               |
| RAM Size                   | 16K x 8                                                                                                                                                                         |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V                                                                                                                                                                     |
| Data Converters            | A/D 14x12b                                                                                                                                                                      |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 64-LQFP                                                                                                                                                                         |
| Supplier Device Package    | 64-LQFP (14x14)                                                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51104adfk-30">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51104adfk-30</a> |



**Figure 1.1** How to Read the Product Part No., Memory Capacity, and Package Type

**Table 1.4 Pin Functions (2/3)**

| Classifications                                     | Pin Name                                   | I/O    | Description                                                                                                                |
|-----------------------------------------------------|--------------------------------------------|--------|----------------------------------------------------------------------------------------------------------------------------|
| Serial communications interface (SCIe)              | • Simple I <sup>2</sup> C mode             |        |                                                                                                                            |
|                                                     | SSCL1, SSCL5                               | I/O    | Input/output pins for the I <sup>2</sup> C clock.                                                                          |
|                                                     | SSDA1, SSDA5                               | I/O    | Input/output pins for the I <sup>2</sup> C data.                                                                           |
|                                                     | • Simple SPI mode                          |        |                                                                                                                            |
|                                                     | SCK1, SCK5                                 | I/O    | Input/output pins for the clock.                                                                                           |
|                                                     | SMISO1, SMISO5                             | I/O    | Input/output pins for slave transmit data.                                                                                 |
|                                                     | SMOSI1, SMOSI5                             | I/O    | Input/output pins for master transmit data.                                                                                |
|                                                     | SS1#, SS5#                                 | Input  | Chip-select input pins.                                                                                                    |
| Serial communications interface (SCI <sub>f</sub> ) | • Asynchronous mode/clock synchronous mode |        |                                                                                                                            |
|                                                     | SCK12                                      | I/O    | Input/output pin for the clock.                                                                                            |
|                                                     | RXD12                                      | Input  | Input pin for receiving data.                                                                                              |
|                                                     | TXD12                                      | Output | Output pin for transmitting data.                                                                                          |
|                                                     | CTS12#                                     | Input  | Input pin for controlling the start of transmission and reception.                                                         |
|                                                     | RTS12#                                     | Output | Output pin for controlling the start of transmission and reception.                                                        |
|                                                     | • Simple I <sup>2</sup> C mode             |        |                                                                                                                            |
|                                                     | SSCL12                                     | I/O    | Input/output pin for the I <sup>2</sup> C clock.                                                                           |
|                                                     | SSDA12                                     | I/O    | Input/output pin for the I <sup>2</sup> C data.                                                                            |
|                                                     | • Simple SPI mode                          |        |                                                                                                                            |
|                                                     | SCK12                                      | I/O    | Input/output pin for the clock.                                                                                            |
|                                                     | SMISO12                                    | I/O    | Input/output pin for slave transmit data.                                                                                  |
|                                                     | SMOSI12                                    | I/O    | Input/output pin for master transmit data.                                                                                 |
|                                                     | SS12#                                      | Input  | Chip-select input pin.                                                                                                     |
|                                                     | • Extended serial mode                     |        |                                                                                                                            |
|                                                     | RXDX12                                     | Input  | Input pin for data reception by SCI <sub>f</sub> .                                                                         |
|                                                     | TXDX12                                     | Output | Output pin for data transmission by SCI <sub>f</sub> .                                                                     |
|                                                     | SIOX12                                     | I/O    | Input/output pin for data reception or transmission by SCI <sub>f</sub> .                                                  |
| I <sup>2</sup> C bus interface                      | SCL0                                       | I/O    | Input/output pin for I <sup>2</sup> C bus interface clocks. Bus can be directly driven by the N-channel open drain output. |
|                                                     | SDA0                                       | I/O    | Input/output pin for I <sup>2</sup> C bus interface data. Bus can be directly driven by the N-channel open drain output.   |
| Serial peripheral interface                         | RSPCKA                                     | I/O    | Input/output pin for the RSPI clock.                                                                                       |
|                                                     | MOSIA                                      | I/O    | Input/output pin for transmitting data from the RSPI master.                                                               |
|                                                     | MISOA                                      | I/O    | Input/output pin for transmitting data from the RSPI slave.                                                                |
|                                                     | SSLA0                                      | I/O    | Input/output pin to select the slave for the RSPI.                                                                         |
|                                                     | SSLA1 to SSLA3                             | Output | Output pins to select the slave for the RSPI.                                                                              |
| 12-bit A/D converter                                | AN000 to AN004, AN006, AN008 to AN015      | Input  | Input pins for the analog signals to be processed by the A/D converter.                                                    |
|                                                     | ADTRG0#                                    | Input  | Input pin for the external trigger signals that start the A/D conversion.                                                  |
| I/O ports                                           | P03, P05                                   | I/O    | 2-bit input/output pins.                                                                                                   |
|                                                     | P14 to P17                                 | I/O    | 4-bit input/output pins.                                                                                                   |
|                                                     | P26, P27                                   | I/O    | 2-bit input/output pins.                                                                                                   |
|                                                     | P30 to P32, P35                            | I/O    | 4-bit input/output pins (P35 input pin).                                                                                   |
|                                                     | P40 to P44, P46                            | I/O    | 6-bit input/output pins.                                                                                                   |
|                                                     | P54, P55                                   | I/O    | 2-bit input/output pins.                                                                                                   |
|                                                     | PA0, PA1, PA3, PA4, PA6                    | I/O    | 5-bit input/output pins.                                                                                                   |
|                                                     | PB0, PB1, PB3, PB5 to PB7                  | I/O    | 6-bit input/output pins.                                                                                                   |

**Table 1.8 List of Pins and Pin Functions (40-Pin HWQFN)**

| Pin No. | Power Supply, Clock, System Control | I/O Port | Timers (MTU, RTC)      | Communication (SCle, SCIf, RSPI, RIIC)                    | Others                    |
|---------|-------------------------------------|----------|------------------------|-----------------------------------------------------------|---------------------------|
| 1       |                                     | P27      | MTIOC2B                | SCK1/SCK12                                                | IRQ3/CMPA2/CACREF/ADTRG0# |
| 2       |                                     | P26      | MTIOC2A                | TXD1/SMOSI1/SSDA1                                         |                           |
| 3       | MD                                  |          |                        |                                                           | FINED                     |
| 4       | RES#                                |          |                        |                                                           |                           |
| 5       |                                     | P35      |                        |                                                           | NMI                       |
| 6       | XTAL                                |          |                        |                                                           |                           |
| 7       | EXTAL                               |          |                        |                                                           |                           |
| 8       | VCL                                 |          |                        |                                                           |                           |
| 9       | VSS                                 |          |                        |                                                           |                           |
| 10      | VCC                                 |          |                        |                                                           |                           |
| 11      |                                     | P32      | MTIOC0C                |                                                           | IRQ2                      |
| 12      |                                     | P17      | MTIOC0C                | SCK1/MISOA/SDA0/RXD12/RXDX12/SMISO12/SSCL12               | IRQ7                      |
| 13      |                                     | P16      |                        | TXD1/SMOSI1/SSDA1/SCL0/MOSIA                              | IRQ6/ADTRG0#              |
| 14      |                                     | P15      | MTIOC0B/MTCLKB         | RXD1/SMISO1/SSCL1/RSPCKA                                  | IRQ5/CLKOUT               |
| 15      |                                     | P14      | MTIOC0A/MTCLKA         | CTS1#/RTS1#/SS1#/SSLA0/TXD12/TXDX12/SIOX12/SMOSI12/SSDA12 | IRQ4                      |
| 16      |                                     | PH3      | MTIOC1A                |                                                           |                           |
| 17      |                                     | PH2      |                        |                                                           | IRQ1                      |
| 18      |                                     | PH1      |                        |                                                           | IRQ0                      |
| 19      |                                     | PH0      | MTIOC1B                |                                                           | CACREF                    |
| 20      |                                     | PC4      | MTCLKC                 | SCK5/SSLA0                                                | IRQ2/CLKOUT               |
| 21      |                                     | PB3      | MTIOC0A                |                                                           |                           |
| 22      | VCC                                 |          |                        |                                                           |                           |
| 23      |                                     | PB0      | MTIOC0C/MTIC5W         | SCL0/RSPCKA                                               | IRQ2/ADTRG0#              |
| 24      | VSS                                 |          |                        |                                                           |                           |
| 25      |                                     | PA6      | MTIOC2A/MTIC5V/MTCLKB  | CTS5#/RTS5#/SS5#/SDA0/MOSIA                               | IRQ3                      |
| 26      |                                     | PA4      | MTIOC2B/MTIC5U/MTCLKA  | TXD5/SMOSI5/SSDA5/SSLA0                                   | IRQ5                      |
| 27      |                                     | PA3      | MTIOC0D/MTIOC1B/MTCLKD | RXD5/SMISO5/SSCL5/MISOA                                   | IRQ6                      |
| 28      |                                     | PA1      | MTIOC0B/MTCLKC         | SCK5/SSLA2                                                |                           |
| 29      |                                     | PE4      | MTIOC1A                | MOSIA                                                     | IRQ4/AN012                |
| 30      |                                     | PE3      | MTIOC0A/MTIOC1B        | CTS12#/RTS12#/SS12#/RSPCKA                                | IRQ3/AN011                |
| 31      |                                     | PE2      |                        | RXD12/RXDX12/SMISO12/SSCL12                               | IRQ7/AN010                |
| 32      |                                     | PE1      |                        | TXD12/TXDX12/SIOX12/SMOSI12/SSDA12                        | IRQ1/AN009                |
| 33      |                                     | PE0      | MTIOC2A                | SCK12                                                     | IRQ0/AN008                |
| 34      |                                     | P46*1    |                        |                                                           | AN006                     |
| 35      |                                     | P42*1    |                        |                                                           | AN002                     |
| 36      |                                     | P41*1    |                        |                                                           | AN001                     |
| 37      | VREFL0                              | PJ7*1    |                        |                                                           |                           |
| 38      | VREFH0                              | PJ6*1    |                        |                                                           |                           |
| 39      | AVSS0                               |          |                        |                                                           |                           |
| 40      | AVCC0                               |          |                        |                                                           |                           |

Note 1. The power source of the I/O buffer for these pins is AVCC0.

## 2.1 General-Purpose Registers (R0 to R15)

This CPU has 16 general-purpose registers (R0 to R15). R0 to R15 can be used as data registers or address registers. R0, a general-purpose register, also functions as the stack pointer (SP). The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

## 2.2 Control Registers

### (1) Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)

The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

Set the ISP or USP to a multiple of 4, as this reduces the numbers of cycles required to execute interrupt sequences and instructions entailing stack manipulation.

### (2) Interrupt Table Register (INTB)

The interrupt table register (INTB) specifies the address where the relocatable vector table starts.

### (3) Program Counter (PC)

The program counter (PC) indicates the address of the instruction being executed.

### (4) Processor Status Word (PSW)

The processor status word (PSW) indicates the results of instruction execution or the state of the CPU.

### (5) Backup PC (BPC)

The backup PC (BPC) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC register.

### (6) Backup PSW (BPSW)

The backup PSW (BPSW) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

### (7) Fast Interrupt Vector Register (FINTV)

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts.

The FINTV register specifies a branch destination address when a fast interrupt has been generated.

## 2.3 Register Associated with DSP Instructions

### (1) Accumulator (ACC)

The accumulator (ACC) is a 64-bit register used for DSP instructions. The accumulator is also used for the multiply and multiply-and-accumulate instructions; EMUL, EMULU, MUL, and RMPA, in which case the prior value in the accumulator is modified by execution of the instruction.

Use the MVTACHI and MVTACLO instructions for writing to the accumulator. The MVTACHI and MVTACLO instructions write data to the higher-order 32 bits (bits 63 to 32) and the lower-order 32 bits (bits 31 to 0), respectively.

Use the MVFACHI and MVFACMI instructions for reading data from the accumulator. The MVFACHI and MVFACMI instructions read data from the higher-order 32 bits (bits 63 to 32) and the middle 32 bits (bits 47 to 16), respectively.

## 4. I/O Registers

This section provides information on the on-chip I/O register addresses and bit configuration. The information is given as shown below. Notes on writing to I/O registers are also given below.

### (1) I/O register addresses (address order)

- Registers are listed from the lower allocation addresses.
- Registers are classified according to module symbols.
- Numbers of cycles for access indicate numbers of cycles of the given base clock.
- Among the internal I/O register area, addresses not listed in the list of registers are reserved. Reserved addresses must not be accessed. Do not access these addresses; otherwise, the operation when accessing these bits and subsequent operations cannot be guaranteed.

### (2) Notes on writing to I/O registers

While writing to an I/O register, the CPU starts executing subsequent instructions before the I/O register write access is completed. This may cause the subsequent instructions to be executed before the write value is reflected in the operation. The examples below show how subsequent instructions must be executed after a write access to an I/O register is completed.

#### [Examples of cases requiring special care]

- The subsequent instruction must be executed while an interrupt request is disabled with the IENj bit in IERN of the ICU (interrupt request enable bit) set to 0.
- A WAIT instruction is executed immediately after the preprocessing for causing a transition to the low power consumption state.

In the above cases, after writing to an I/O register, wait until the write operation is completed using the following procedure and then execute the subsequent instruction.

- Write to an I/O register.
- Read the value in the I/O register and write it to a general register.
- Execute the operation using the value read.
- Execute the subsequent instruction.

#### Example of instructions

- Byte-size I/O registers

```
MOV.L #SFR_ADDR, R1
MOV.B #SFR_DATA, [R1]
CMP [R1].UB, R1
;; Next process
```

- Word-size I/O registers

```
MOV.L #SFR_ADDR, R1
MOV.W #SFR_DATA, [R1]
CMP [R1].W, R1
;; Next process
```

**Table 4.1 List of I/O Registers (Address Order) (7/13)**

| Address    | Module Symbol | Register Name                                      | Register Symbol | Number of Bits | Access Size | Number of Access States |
|------------|---------------|----------------------------------------------------|-----------------|----------------|-------------|-------------------------|
| 0008 8726h | MTU0          | Timer Buffer Operation Transfer Mode Register      | TBTM            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8780h | MTU1          | Timer Control Register                             | TCR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8781h | MTU1          | Timer Mode Register                                | TMDR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8782h | MTU1          | Timer I/O Control Register                         | TIOR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8784h | MTU1          | Timer Interrupt Enable Register                    | TIER            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8785h | MTU1          | Timer Status Register                              | TSR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8786h | MTU1          | Timer Counter                                      | TCNT            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8788h | MTU1          | Timer General Register A                           | TGRA            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 878Ah | MTU1          | Timer General Register B                           | TGRB            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8790h | MTU1          | Timer Input Capture Control Register               | TICCR           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8800h | MTU2          | Timer Control Register                             | TCR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8801h | MTU2          | Timer Mode Register                                | TMDR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8802h | MTU2          | Timer I/O Control Register                         | TIOR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8804h | MTU2          | Timer Interrupt Enable Register                    | TIER            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8805h | MTU2          | Timer Status Register                              | TSR             | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8806h | MTU2          | Timer Counter                                      | TCNT            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8808h | MTU2          | Timer General Register A                           | TGRA            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 880Ah | MTU2          | Timer General Register B                           | TGRB            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8880h | MTU5          | Timer Counter U                                    | TCNTU           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8882h | MTU5          | Timer General Register U                           | TGRU            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8884h | MTU5          | Timer Control Register U                           | TCRU            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8886h | MTU5          | Timer I/O Control Register U                       | TIORU           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8890h | MTU5          | Timer Counter V                                    | TCNTV           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8892h | MTU5          | Timer General Register V                           | TGRV            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 8894h | MTU5          | Timer Control Register V                           | TCRV            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 8896h | MTU5          | Timer I/O Control Register V                       | TIORV           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 88A0h | MTU5          | Timer Counter W                                    | TCNTW           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 88A2h | MTU5          | Timer General Register W                           | TGRW            | 16             | 16          | 2 or 3 PCLKB            |
| 0008 88A4h | MTU5          | Timer Control Register W                           | TCRW            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 88A6h | MTU5          | Timer I/O Control Register W                       | TIORW           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 88B2h | MTU5          | Timer Interrupt Enable Register                    | TIER            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 88B4h | MTU5          | Timer Start Register                               | TSTR            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 88B6h | MTU5          | Timer Compare Match Clear Register                 | TCNTCMPCLR      | 8              | 8           | 2 or 3 PCLKB            |
| 0008 9000h | S12AD         | A/D Control Register                               | ADCSR           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9004h | S12AD         | A/D Channel Select Register A                      | ADANSA          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9008h | S12AD         | A/D-Converted Value Addition Mode Select Register  | ADADS           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 900Ch | S12AD         | A/D-Converted Value Addition Count Select Register | ADADC           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 900Eh | S12AD         | A/D Control Extended Register                      | ADCER           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9010h | S12AD         | A/D Start Trigger Select Register                  | ADSTRGR         | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9012h | S12AD         | A/D Converted Extended Input Control Register      | ADEXICR         | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9014h | S12AD         | A/D Channel Select Register B                      | ADANSB          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9018h | S12AD         | A/D Data Duplication Register                      | ADDBLDR         | 16             | 16          | 2 or 3 PCLKB            |
| 0008 901Ah | S12AD         | A/D Temperature Sensor Data Register               | ADTSDR          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 901Ch | S12AD         | A/D Internal Reference Voltage Data Register       | ADOCDR          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9020h | S12AD         | A/D Data Register 0                                | ADDR0           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9022h | S12AD         | A/D Data Register 1                                | ADDR1           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9024h | S12AD         | A/D Data Register 2                                | ADDR2           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9026h | S12AD         | A/D Data Register 3                                | ADDR3           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9028h | S12AD         | A/D Data Register 4                                | ADDR4           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 902Ch | S12AD         | A/D Data Register 6                                | ADDR6           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9030h | S12AD         | A/D Data Register 8                                | ADDR8           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 9032h | S12AD         | A/D Data Register 9                                | ADDR9           | 16             | 16          | 2 or 3 PCLKB            |

**Table 4.1 List of I/O Registers (Address Order) (12/13)**

| Address    | Module Symbol | Register Name                                             | Register Symbol | Number of Bits | Access Size | Number of Access States |
|------------|---------------|-----------------------------------------------------------|-----------------|----------------|-------------|-------------------------|
| 0008 C1CAh | MPC           | PH2 Pin Function Control Register                         | PH2PFS          | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C1CBh | MPC           | PH3 Pin Function Control Register                         | PH3PFS          | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C1D6h | MPC           | PJ6 Pin Function Control Register                         | PJ6PFS          | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C1D7h | MPC           | PJ7 Pin Function Control Register                         | PJ7PFS          | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C290h | SYSTEM        | Reset Status Register 0                                   | RSTSR0          | 8              | 8           | 4 or 5 PCLKB            |
| 0008 C291h | SYSTEM        | Reset Status Register 1                                   | RSTSR1          | 8              | 8           | 4 or 5 PCLKB            |
| 0008 C293h | SYSTEM        | Main Clock Oscillator Forced Oscillation Control Register | MOFCR           | 8              | 8           | 4 or 5 PCLKB            |
| 0008 C297h | SYSTEM        | Voltage Monitoring Circuit Control Register               | LVCMPCR         | 8              | 8           | 4 or 5 PCLKB            |
| 0008 C298h | SYSTEM        | Voltage Detection Level Select Register                   | LVDLVL          | 8              | 8           | 4 or 5 PCLKB            |
| 0008 C29Ah | SYSTEM        | Voltage Monitoring 1 Circuit Control Register 0           | LVD1CR0         | 8              | 8           | 4 or 5 PCLKB            |
| 0008 C29Bh | SYSTEM        | Voltage Monitoring 2 Circuit Control Register 0           | LVD2CR0         | 8              | 8           | 4 or 5 PCLKB            |
| 0008 C400h | RTC           | 64-Hz Counter                                             | R64CNT          | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C402h | RTC           | Second Counter                                            | RSECCNT         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C402h | RTC           | Binary Counter 0                                          | BCNT0           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C404h | RTC           | Minute Counter                                            | RMINCNT         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C404h | RTC           | Binary Counter 1                                          | BCNT1           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C406h | RTC           | Hour Counter                                              | RHRCNT          | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C406h | RTC           | Binary Counter 2                                          | BCNT2           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C408h | RTC           | Day-Of-Week Counter                                       | RWKCNT          | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C408h | RTC           | Binary Counter 3                                          | BCNT3           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C40Ah | RTC           | Date Counter                                              | RDAYCNT         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C40Ch | RTC           | Month Counter                                             | RMONCNT         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C40Eh | RTC           | Year Counter                                              | RYRCNT          | 16             | 16          | 2 or 3 PCLKB            |
| 0008 C410h | RTC           | Second Alarm Register                                     | RSECAR          | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C410h | RTC           | Binary Counter 0 Alarm Register                           | BCNT0AR         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C412h | RTC           | Minute Alarm Register                                     | RMINAR          | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C412h | RTC           | Binary Counter 1 Alarm Register                           | BCNT1AR         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C414h | RTC           | Hour Alarm Register                                       | RHRAR           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C414h | RTC           | Binary Counter 2 Alarm Register                           | BCNT2AR         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C416h | RTC           | Day-of-Week Alarm Register                                | RWKAR           | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C416h | RTC           | Binary Counter 3 Alarm Register                           | BCNT3AR         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C418h | RTC           | Date Alarm Register                                       | RDAYAR          | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C418h | RTC           | Binary Counter 0 Alarm Enable Register                    | BCNT0AER        | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C41Ah | RTC           | Month Alarm Register                                      | RMONAR          | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C41Ah | RTC           | Binary Counter 1 Alarm Enable Register                    | BCNT1AER        | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C41Ch | RTC           | Year Alarm Register                                       | RYRAR           | 16             | 16          | 2 or 3 PCLKB            |
| 0008 C41Ch | RTC           | Binary Counter 2 Alarm Enable Register                    | BCNT2AER        | 16             | 16          | 2 or 3 PCLKB            |
| 0008 C41Eh | RTC           | Year Alarm Enable Register                                | RYRAREN         | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C41Eh | RTC           | Binary Counter 3 Alarm Enable Register                    | BCNT3AER        | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C422h | RTC           | RTC Control Register 1                                    | RCR1            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C424h | RTC           | RTC Control Register 2                                    | RCR2            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C426h | RTC           | RTC Control Register 3                                    | RCR3            | 8              | 8           | 2 or 3 PCLKB            |
| 0008 C42Eh | RTC           | Time Error Adjustment Register                            | RADJ            | 8              | 8           | 2 or 3 PCLKB            |
| 007F C0ACh | TEMPS         | Temperature Sensor Calibration Data Register              | TSCDRL          | 8              | 8           | 1 or 2 PCLKB            |
| 007F C0ADh | TEMPS         | Temperature Sensor Calibration Data Register              | TSCDRH          | 8              | 8           | 1 or 2 PCLKB            |
| 007F C0B0h | FLASH         | Flash Start-Up Setting Monitor Register                   | FSCMR           | 16             | 16          | 2 or 3 FCLK             |
| 007F C0B2h | FLASH         | Flash Access Window Start Address Monitor                 | FAWSMR          | 16             | 16          | 2 or 3 FCLK             |
| 007F C0B4h | FLASH         | Flash Access Window End Address Monitor Register          | FAWEMR          | 16             | 16          | 2 or 3 FCLK             |
| 007F C0B6h | FLASH         | Flash Initial Setting Register                            | FISR            | 8              | 8           | 2 or 3 FCLK             |
| 007F C0B7h | FLASH         | Flash Extra Area Control Register                         | FEXCR           | 8              | 8           | 2 or 3 FCLK             |
| 007F C0B8h | FLASH         | Flash Error Address Monitor Register L                    | FEAML           | 16             | 16          | 2 or 3 FCLK             |
| 007F C0BAh | FLASH         | Flash Error Address Monitor Register H                    | FEAMH           | 8              | 8           | 2 or 3 FCLK             |

**Table 4.1 List of I/O Registers (Address Order) (13/13)**

| Address    | Module Symbol | Register Name                             | Register Symbol | Number of Bits | Access Size | Number of Access States |
|------------|---------------|-------------------------------------------|-----------------|----------------|-------------|-------------------------|
| 007F C0C0h | FLASH         | Protection Unlock Register                | FPR             | 8              | 8           | 2 or 3 FCLK             |
| 007F C0C1h | FLASH         | Protection Unlock Status Register         | FPSR            | 8              | 8           | 2 or 3 FCLK             |
| 007F C0C2h | FLASH         | Flash Read Buffer Register L              | FRBL            | 16             | 16          | 2 or 3 FCLK             |
| 007F C0C4h | FLASH         | Flash Read Buffer Register H              | FRBH            | 16             | 16          | 2 or 3 FCLK             |
| 007F FF80h | FLASH         | Flash P/E Mode Control Register           | FPMCR           | 8              | 8           | 2 or 3 FCLK             |
| 007F FF81h | FLASH         | Flash Area Select Register                | FASR            | 8              | 8           | 2 or 3 FCLK             |
| 007F FF82h | FLASH         | Flash Processing Start Address Register L | FSARL           | 16             | 16          | 2 or 3 FCLK             |
| 007F FF84h | FLASH         | Flash Processing Start Address Register H | FSARH           | 8              | 8           | 2 or 3 FCLK             |
| 007F FF85h | FLASH         | Flash Control Register                    | FCR             | 8              | 8           | 2 or 3 FCLK             |
| 007F FF86h | FLASH         | Flash Processing End Address Register L   | FEARL           | 16             | 16          | 2 or 3 FCLK             |
| 007F FF88h | FLASH         | Flash Processing End Address Register H   | FEARH           | 8              | 8           | 2 or 3 FCLK             |
| 007F FF89h | FLASH         | Flash Reset Register                      | FRESETR         | 8              | 8           | 2 or 3 FCLK             |
| 007F FF8Ah | FLASH         | Flash Status Register 0                   | FSTATR0         | 8              | 8           | 2 or 3 FCLK             |
| 007F FF8Bh | FLASH         | Flash Status Register 1                   | FSTATR1         | 8              | 8           | 2 or 3 FCLK             |
| 007F FF8Ch | FLASH         | Flash Write Buffer Register L             | FWBL            | 16             | 16          | 2 or 3 FCLK             |
| 007F FF8Eh | FLASH         | Flash Write Buffer Register H             | FWBH            | 16             | 16          | 2 or 3 FCLK             |
| 007F FFB2h | FLASH         | Flash P/E Mode Entry Register             | FENTRYR         | 16             | 16          | 2 or 3 FCLK             |

Note 1. Odd addresses cannot be accessed in 16-bit units. When accessing a register in 16-bit units, access the address of the TMOCNLT register. Table 24.6 lists register allocation for 16-bit access in the User's Manual: Hardware.

## 5. Electrical Characteristics

### 5.1 Absolute Maximum Ratings

**Table 5.1 Absolute Maximum Ratings**

Conditions:  $V_{SS} = AV_{SS0} = V_{REFL0} = 0\text{ V}$

| Item                           |                                       | Symbol    | Value                                                                                                          | Unit |
|--------------------------------|---------------------------------------|-----------|----------------------------------------------------------------------------------------------------------------|------|
| Power supply voltage           |                                       | VCC       | -0.3 to +4.6                                                                                                   | V    |
| Input voltage                  | Ports for 5 V tolerant*1              | $V_{in}$  | -0.3 to +6.5                                                                                                   | V    |
|                                | Ports P40 to P44, P46, ports PJ6, PJ7 | $V_{in}$  | -0.3 to AVCC0 + 0.3                                                                                            | V    |
|                                | Ports other than above                | $V_{in}$  | -0.3 to VCC + 0.3                                                                                              | V    |
| Reference power supply voltage |                                       | VREFH0    | -0.3 to AVCC0 + 0.3                                                                                            | V    |
| Analog power supply voltage    |                                       | AVCC0     | -0.3 to +4.6                                                                                                   | V    |
| Analog input voltage           |                                       | $V_{AN}$  | -0.3 to AVCC0 + 0.3<br>(when AN000 to AN004 and AN006 used)<br>-0.3 to VCC + 0.3<br>(when AN008 to AN015 used) | V    |
| Operating temperature*2        |                                       | $T_{opr}$ | -40 to +85<br>-40 to +105                                                                                      | °C   |
| Storage temperature            |                                       | $T_{stg}$ | -55 to +125                                                                                                    | °C   |

Caution: Permanent damage to the MCU may result if absolute maximum ratings are exceeded.

To preclude any malfunctions due to noise interference, insert capacitors of high frequency characteristics between the VCC and VSS pins, between the AVCC0 and AVSS0 pins, and between the VREFH0 and VREFL0 pins. Place capacitors of about 0.1  $\mu\text{F}$  as close as possible to every power supply pin and use the shortest and heaviest possible traces. Also, connect capacitors as stabilization capacitance.

Connect the VCL pin to a VSS pin via a 4.7  $\mu\text{F}$  capacitor. The capacitor must be placed close to the pin, refer to section 5.9.1, Connecting VCL Capacitor and Bypass Capacitors.

Do not input signals or an I/O pull-up power supply to ports other than 5-V tolerant ports while the device is not powered. The current injection that results from input of such a signal or I/O pull-up may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements.

If input voltage (within the specified range from -0.3 to + 6.5V) is applied to 5-V tolerant ports, it will not cause problems such as damage to the MCU.

Note 1. Ports P16, P17, PA6, and PB0 are 5 V tolerant.

Note 2. The upper limit of operating temperature is 85°C or 105°C, depending on the product. For details, refer to 1.2 List of Products.

**Table 5.2 Recommended Operating Conditions**

| Item                         | Symbol      | Min. | Typ. | Max.  | Unit |
|------------------------------|-------------|------|------|-------|------|
| Power supply voltages        | VCC*1       | 1.8  | —    | 3.6   | V    |
|                              | VSS         | —    | 0    | —     | V    |
| Analog power supply voltages | AVCC0*1, *2 | 1.8  | —    | 3.6   | V    |
|                              | AVSS0       | —    | 0    | —     | V    |
|                              | VREFH0      | 1.8  | —    | AVCC0 | V    |
|                              | VREFL0      | —    | 0    | —     | V    |


Note 1. Supply AVCC0 simultaneously with or after supplying VCC.

Note 2. Refer to section 27.6.10, Voltage Range of Analog Power Supply Pins in the User's Manual: Hardware to determine the AVCC0 voltage.

## 5.2 DC Characteristics

**Table 5.3 DC Characteristics (1)**Conditions:  $2.7\text{ V} \leq V_{CC} \leq 3.6\text{ V}$ ,  $2.7\text{ V} \leq AV_{CC0} \leq 3.6\text{ V}$ ,  $V_{SS} = AV_{SS0} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

| Item                                                  | Symbol                                                                                                                                                                                                       | Min.         | Typ.                  | Max. | Unit                  | Test Conditions |
|-------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|-----------------------|------|-----------------------|-----------------|
| Schmitt trigger input voltage                         | RIIC input pin (except for SMBus, 5 V tolerant)                                                                                                                                                              | $V_{IH}$     | $V_{CC} \times 0.7$   | —    | 5.8                   | V               |
|                                                       | Ports P16, P17, port PA6, port PB0 (5 V tolerant)                                                                                                                                                            | $V_{IH}$     | $V_{CC} \times 0.8$   | —    | 5.8                   |                 |
|                                                       | Ports P03, P05, ports P14, P15, ports P26, P27, ports P30 to P32, P35, ports P54, P55, ports PA0, PA1, PA3, PA4, ports PB1, PB3, PB5 to PB7, ports PC0 to PC7, ports PE0 to PE7, ports PH0 to PH3, PH7, RES# | $V_{IH}$     | $V_{CC} \times 0.8$   | —    | $V_{CC} + 0.3$        |                 |
|                                                       | RIIC input pin (except for SMBus)                                                                                                                                                                            | $V_{IL}$     | -0.3                  | —    | $V_{CC} \times 0.3$   |                 |
|                                                       | Other than RIIC input pin                                                                                                                                                                                    | $V_{IL}$     | -0.3                  | —    | $V_{CC} \times 0.2$   |                 |
|                                                       | RIIC input pin (except for SMBus)                                                                                                                                                                            | $\Delta V_T$ | $V_{CC} \times 0.05$  | —    | —                     |                 |
|                                                       | Other than RIIC input pin                                                                                                                                                                                    | $\Delta V_T$ | $V_{CC} \times 0.1$   | —    | —                     |                 |
| Input voltage (except for Schmitt trigger input pins) | MD                                                                                                                                                                                                           | $V_{IH}$     | $V_{CC} \times 0.9$   | —    | $V_{CC} + 0.3$        | V               |
|                                                       | XTAL (external clock input)                                                                                                                                                                                  | $V_{IH}$     | $V_{CC} \times 0.8$   | —    | $V_{CC} + 0.3$        |                 |
|                                                       | Ports P40 to P44, P46, ports PJ6, PJ7                                                                                                                                                                        | $V_{IH}$     | $AV_{CC0} \times 0.7$ | —    | $AV_{CC0} + 0.3$      |                 |
|                                                       | RIIC input pin (SMBus)                                                                                                                                                                                       | $V_{IH}$     | 2.1                   | —    | $V_{CC} + 0.3$        |                 |
|                                                       | MD                                                                                                                                                                                                           | $V_{IL}$     | -0.3                  | —    | $V_{CC} \times 0.1$   |                 |
|                                                       | XTAL (external clock input)                                                                                                                                                                                  | $V_{IL}$     | -0.3                  | —    | $V_{CC} \times 0.2$   |                 |
|                                                       | Ports P40 to P44, P46, ports PJ6, PJ7                                                                                                                                                                        | $V_{IL}$     | -0.3                  | —    | $AV_{CC0} \times 0.3$ |                 |
|                                                       | RIIC input pin (SMBus)                                                                                                                                                                                       | $V_{IL}$     | -0.3                  | —    | 0.8                   |                 |



**Figure 5.5 Temperature Dependency in Software Standby Mode (Reference Data)**

**Table 5.9 DC Characteristics (7)**

Conditions:  $1.8\text{ V} \leq V_{CC} \leq 3.6\text{ V}$ ,  $1.8\text{ V} \leq AV_{CC0} \leq 3.6\text{ V}$ ,  $V_{SS} = AV_{SS0} = 0\text{ V}$

| Item                                  | Symbol | Typ. | Max. | Unit | Test Conditions                                         |
|---------------------------------------|--------|------|------|------|---------------------------------------------------------|
| Permissible total consumption power*1 | Pd     | —    | 300  | mW   | D version ( $T_a = -40\text{ to }85^\circ\text{C}$ )    |
|                                       |        | —    | 105  |      | G version ( $T_a = -40\text{ to }105^\circ\text{C}$ )*2 |

Note 1. Total power dissipated by the entire chip (including output currents).

Note 2. Please contact Renesas Electronics sales office for derating under  $T_a = +85^\circ\text{C}$  to  $105^\circ\text{C}$ . Derating is the systematic reduction of load for the sake of improved reliability.

## 5.3 AC Characteristics

### 5.3.1 Clock Timing

**Table 5.19 Operation Frequency Value (High-Speed Operating Mode)**

Conditions:  $1.8\text{ V} \leq V_{CC} \leq 3.6\text{ V}$ ,  $1.8\text{ V} \leq AV_{CC0} \leq 3.6\text{ V}$ ,  $V_{SS} = AV_{SS0} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$

| Item                        |                                   | Symbol     | VCC          |              |              | Unit |
|-----------------------------|-----------------------------------|------------|--------------|--------------|--------------|------|
|                             |                                   |            | 1.8 to 2.4 V | 2.4 to 2.7 V | 2.7 to 3.6 V |      |
| Maximum operating frequency | System clock (ICLK)               | $f_{\max}$ | 8            | 16           | 32           | MHz  |
|                             | FlashIF clock (FCLK)*1, *2        |            | 8            | 16           | 32           |      |
|                             | Peripheral module clock (PCLKB)   |            | 8            | 16           | 32           |      |
|                             | Peripheral module clock (PCLKD)*3 |            | 8            | 16           | 32           |      |

Note 1. The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of FCLK should be  $\pm 3.5\%$ . Confirm the frequency accuracy of the clock source.

Note 3. The lower-limit frequency of PCLKD is 4 MHz at 2.4 V or above and 1 MHz at below 2.4 V when the A/D converter is in use.

**Table 5.20 Operation Frequency Value (Middle-Speed Operating Mode)**

Conditions:  $1.8\text{ V} \leq V_{CC} \leq 3.6\text{ V}$ ,  $1.8\text{ V} \leq AV_{CC0} \leq 3.6\text{ V}$ ,  $V_{SS} = AV_{SS0} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$

| Item                        |                                   | Symbol     | VCC          |              |              | Unit |
|-----------------------------|-----------------------------------|------------|--------------|--------------|--------------|------|
|                             |                                   |            | 1.8 to 2.4 V | 2.4 to 2.7 V | 2.7 to 3.6 V |      |
| Maximum operating frequency | System clock (ICLK)               | $f_{\max}$ | 8            | 12           | 12           | MHz  |
|                             | FlashIF clock (FCLK)*1, *2        |            | 8            | 12           | 12           |      |
|                             | Peripheral module clock (PCLKB)   |            | 8            | 12           | 12           |      |
|                             | Peripheral module clock (PCLKD)*3 |            | 8            | 12           | 12           |      |

Note 1. The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of FCLK should be  $\pm 3.5\%$ .

Note 3. The lower-limit frequency of PCLKD is 4 MHz at 2.4 V or above and 1 MHz at below 2.4 V when the A/D converter is in use.

**Table 5.21 Operation Frequency Value (Low-Speed Operating Mode)**

Conditions:  $1.8\text{ V} \leq V_{CC} \leq 3.6\text{ V}$ ,  $1.8\text{ V} \leq AV_{CC0} \leq 3.6\text{ V}$ ,  $V_{SS} = AV_{SS0} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$

| Item                        |                                   | Symbol           | VCC          |              |              | Unit |
|-----------------------------|-----------------------------------|------------------|--------------|--------------|--------------|------|
|                             |                                   |                  | 1.8 to 2.4 V | 2.4 to 2.7 V | 2.7 to 3.6 V |      |
| Maximum operating frequency | System clock (ICLK)               | f <sub>max</sub> | 32.768       |              |              | kHz  |
|                             | FlashIF clock (FCLK)*1            |                  | 32.768       |              |              |      |
|                             | Peripheral module clock (PCLKB)   |                  | 32.768       |              |              |      |
|                             | Peripheral module clock (PCLKD)*2 |                  | 32.768       |              |              |      |

Note 1. Programming and erasing the flash memory is impossible.

Note 2. The A/D converter cannot be used.




Figure 5.19 IWDt-Dedicated Clock Oscillation Start Timing




Figure 5.20 Main Clock Oscillation Start Timing




Figure 5.21 LOCO Clock Oscillation Start Timing





Figure 5.22 HOCO Clock Oscillation Start Timing (After Reset is Canceled by Setting OFS1.HOCOEN Bit to 0)

**Table 5.26 Timing of Recovery from Low Power Consumption Modes (3)**Conditions:  $1.8\text{ V} \leq V_{CC} \leq 3.6\text{ V}$ ,  $1.8\text{ V} \leq AV_{CC0} \leq 3.6\text{ V}$ ,  $V_{SS} = AV_{SS0} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ 

| Item                                       |                |                                | Symbol      | Min. | Typ. | Max. | Unit          | Test Conditions |
|--------------------------------------------|----------------|--------------------------------|-------------|------|------|------|---------------|-----------------|
| Recovery time from software standby mode*1 | Low-speed mode | Sub-clock oscillator operating | $t_{SBYSC}$ | —    | 600  | 750  | $\mu\text{s}$ | Figure 5.28     |

Note: When the division ratios of PCLKB, PCLKD, FCLK, and ICLK are all set to 1.


Note 1. The sub-clock continues oscillating in software standby mode during low-speed mode.

**Figure 5.28 Software Standby Mode Cancellation Timing**


**Table 5.32 Timing of On-Chip Peripheral Modules (3)**Conditions:  $1.8\text{ V} \leq \text{VCC} \leq 3.6\text{ V}$ ,  $1.8\text{ V} \leq \text{AVCC0} \leq 3.6\text{ V}$ ,  $\text{VSS} = \text{AVSS0} = 0\text{ V}$ ,  $T_a = -40\text{ to }+105^\circ\text{C}$ ,  $C = 30\text{ pF}$ 

| Item       |                                 |                | Symbol                               | Min. | Max.  | Unit*1             | Test Conditions             |
|------------|---------------------------------|----------------|--------------------------------------|------|-------|--------------------|-----------------------------|
| Simple SPI | SCK clock cycle output (master) |                | $t_{\text{SPcyc}}$                   | 4    | 65536 | $t_{\text{Pcyc}}$  | Figure 5.39                 |
|            | SCK clock cycle input (slave)   |                |                                      | 6    | 65536 |                    |                             |
|            | SCK clock high pulse width      |                | $t_{\text{SPCKWH}}$                  | 0.4  | 0.6   | $t_{\text{SPcyc}}$ |                             |
|            | SCK clock low pulse width       |                | $t_{\text{SPCKWL}}$                  | 0.4  | 0.6   | $t_{\text{SPcyc}}$ |                             |
|            | SCK clock rise/fall time        |                | $t_{\text{SPCKr}}, t_{\text{SPCKf}}$ | —    | 20    | ns                 |                             |
| Simple SPI | Data input setup time (master)  | 2.7 V or above | $t_{\text{SU}}$                      | 65   | —     | ns                 | Figure 5.40,<br>Figure 5.42 |
|            |                                 | 1.8 V or above |                                      | 95   | —     |                    |                             |
|            | Data input setup time (slave)   |                |                                      | 40   | —     |                    |                             |
|            | Data input hold time            |                | $t_{\text{H}}$                       | 40   | —     | ns                 |                             |
|            | SS input setup time             |                | $t_{\text{LEAD}}$                    | 3    | —     | $t_{\text{Pcyc}}$  |                             |
|            | SS input hold time              |                | $t_{\text{LAG}}$                     | 3    | —     | $t_{\text{Pcyc}}$  |                             |
|            | Data output delay time (master) |                | $t_{\text{OD}}$                      | —    | 40    | ns                 |                             |
|            | Data output delay time (slave)  | 2.7 V or above |                                      | —    | 65    |                    |                             |
|            |                                 | 1.8 V or above |                                      | —    | 85    |                    |                             |
|            | Data output hold time (master)  | 2.7 V or above | $t_{\text{OH}}$                      | −10  | —     | ns                 |                             |
|            |                                 | 1.8 V or above |                                      | −20  | —     |                    |                             |
|            | Data output hold time (slave)   |                |                                      | −10  | —     |                    |                             |
|            | Data rise/fall time             |                | $t_{\text{Dr}}, t_{\text{Df}}$       | —    | 20    | ns                 |                             |
|            | SS input rise/fall time         |                | $t_{\text{SSLr}}, t_{\text{SSLf}}$   | —    | 20    | ns                 |                             |
|            | Slave access time               |                | $t_{\text{SA}}$                      | —    | 6     | $t_{\text{Pcyc}}$  | Figure 5.44,<br>Figure 5.45 |
|            | Slave output release time       |                | $t_{\text{REL}}$                     | —    | 6     | $t_{\text{Pcyc}}$  |                             |

Note 1.  $t_{\text{Pcyc}}$ : PCLK cycle



**Figure 5.42 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKB Set to Division Ratio Other Than Divided by 2) and Simple SPI Timing (Master, CKPH = 0)**



**Figure 5.43 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKB Set to Divided by 2)**




Figure 5.49 Voltage Detection Reset Timing




Figure 5.50 Power-On Reset Timing




Figure 5.55 Connecting Capacitors (48-pin LFQFP)





Figure D 48-Pin LFQFP (PLQP0048KB-A)

| JEITA Package Code | RENESAS Code | Previous Code             | MASS (TYP.) [g] |
|--------------------|--------------|---------------------------|-----------------|
| P-HWQFN48-7x7-0.50 | PWQN0048KB-A | 48PJN-A<br>P48K8-50-5B4-5 | 0.13            |



© 2012 Renesas Electronics Corporation. All rights reserved.

Figure E 48-Pin HWQFN (PWQN0048KB-A)