



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I²C, SCI, SPI
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	50
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 14x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51104adfm-30

1.3 Block Diagram

Figure 1.2 shows a block diagram.




Figure 1.2 Block Diagram


1.4 Pin Functions

Table 1.4 lists the pin functions.

Table 1.4 Pin Functions (1/3)


Classifications	Pin Name	I/O	Description
Power supply	VCC	Input	Power supply pin. Connect it to the system power supply.
	VCL	—	Connect this pin to the VSS pin via the 4.7 μ F smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin.
	VSS	Input	Ground pin. Connect it to the system power supply (0 V).
Analog power supply	AVCC0	Input	Analog voltage supply pin for the 12-bit A/D converter. Connect this pin to VCC when not using the 12-bit A/D converter.
	AVSS0	Input	Analog ground pin for the 12-bit A/D converter. Connect this pin to VSS when not using the 12-bit A/D converter.
	VREFH0	Input	Analog reference voltage supply pin for the 12-bit A/D converter. Connect this pin to VCC when not using the 12-bit A/D converter.
	VREFL0	Input	Analog reference ground pin for the 12-bit A/D converter. Connect this pin to VSS when not using the 12-bit A/D converter.
Clock	XTAL	Output/ Input *1	Pins for connecting a crystal resonator. An external clock can be input through the XTAL pin.
	EXTAL	Input	
	XCIN	Input	Input/output pins for the sub-clock oscillator. Connect a crystal resonator between XCIN and XCOUT.
	XCOUT	Output	
	CLKOUT	Output	Clock output pin.
Operating mode control	MD	Input	Pin for setting the operating mode. The signal levels on this pin must not be changed during operation.
System control	RES#	Input	Reset pin. This LSI enters the reset state when this signal goes low.
CAC	CACREF	Input	Input pin for the clock frequency accuracy measurement circuit.
On-chip emulator	FINED	I/O	FINE interface pin.
LVD	CMPA2	Input	Detection target voltage pin for voltage detection 2.
Interrupts	NMI	Input	Non-maskable interrupt request pin.
	IRQ0 to IRQ7	Input	Interrupt request pins.
Multi-function timer pulse unit 2	MTIOC0A, MTIOC0B MTIOC0C, MTIOC0D	I/O	The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins.
	MTIOC1A, MTIOC1B	I/O	The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins.
	MTIOC2A, MTIOC2B	I/O	The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins.
	MTIC5U, MTIC5V, MTIC5W	Input	The TGRU5, TGRV5, and TGRW5 input capture input/external pulse input pins.
	MTCLKA, MTCLKB, MTCLKC, MTCLKD	Input	Input pins for the external clock.
Realtime clock	RTCOUT	Output	Output pin for the 1-Hz/64-Hz clock.
Serial communications interface (SClE)	• Asynchronous mode/clock synchronous mode		
	SCK1, SCK5	I/O	Input/output pins for the clock.
	RXD1, RXD5	Input	Input pins for receiving data.
	TXD1, TXD5	Output	Output pins for transmitting data.
	CTS1#, CTS5#	Input	Input pins for controlling the start of transmission and reception.
	RTS1#, RTS5#	Output	Output pins for controlling the start of transmission and reception.

RX110 Group
PWLG0064KA-A
(64-pin WFLGA)
(Upper perspective view)



Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see the table "List of Pins and Pin Functions (64-Pin WFLGA)".
Note: For the position of A1 pin in the package, see "Package Dimensions".

Figure 1.4 Pin Assignments of the 64-Pin WFLGA



Note: This figure indicates the power supply pins and I/O port pins.
For the pin configuration, see the table "List of Pins and Pin Functions (48-Pin LFQFP/HWQFN)".
Note: It is recommended that the exposed die pad of HWQFN should be connected to VSS.

Figure 1.5 Pin Assignments of the 48-Pin LFQFP/HWQFN

Table 1.9 List of Pins and Pin Functions (36-Pin WFLGA)

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, RTC)	Communication (SCLe, SCIf, RSPI, IIC)	Others
A1	AVSS0				
A2	AVCC0				
A3	VREFH0	PJ6*1			
A4		PA2*1			AN002
A5		PA1*1			AN001
A6		PE2		RXD12/RXDX12/SMISO12/SSCL12	IRQ7/AN010
B1	RES#				
B2		P27	MTIOC2B	SCK1/SCK12	IRQ3/CMPA2/CACREF/ADTRG0#
B3	VREFL0	PJ7*1			
B4		PE0	MTIOC2A	SCK12	IRQ0/AN008
B5		PE1		TXD12/TXDX12/SIOX12/SMOSI12/SSDA12	IRQ1/AN009
B6		PA3	MTIOC0D/MTCLKD/MTIOC1B	RXD5/SMISO5/SSCL5/MISOA	IRQ6
C1	XTAL				
C2	MD				FINED
C3		PE3	MTIOC0A/MTIOC1B	CTS1#/RTS1#/SS1#/RSPCKA	IRQ3/AN011
C4		PE4	MTIOC1A	MOSIA	IRQ4/AN012
C5		PA4	MTIOC2B/MTIC5U/MTCLKA	TXD5/SMOSI5/SSDA5/SSLA0	IRQ5
C6	VSS				
D1	EXTAL				
D2		P35			NMI
D3		P14	MTIOC0A/MTCLKA	CTS1#/RTS1#/SS1#/SSLA0/TXD12/TXDX12/SIOX12/SMOSI12/SSDA12	IRQ4
D4		PA6	MTIC5V/MTCLKB/MTIOC2A	CTS5#/RTS5#/SS5#/SDA0/MOSIA	IRQ3
D5		PB3	MTIOC0A		
D6		PB0	MTIOC0C/MTIC5W	SCL0/RSPCKA	IRQ2/ADTRG0#
E1	VCL				
E2		P17	MTIOC0C	SCK1/MISOA/SDA0/RXD12/RXDX12/SMISO12/SSCL12	IRQ7
E3		P16		TXD1/SMOSI1/SSDA1/SCL0/MOSIA	IRQ6/ADTRG0#
E4		P15	MTIOC0B/MTCLKB	RXD1/SMISO1/SSCL1/RSPCKA	IRQ5/CLKOUT
E5		PC4	MTCLKC	SCK5/SSLA0	IRQ2/CLKOUT
E6	VCC				
F1	VSS				
F2	VCC				
F3		PH3	MTIOC1A		
F4		PH2			IRQ1
F5		PH1			IRQ0
F6		PH0	MTIOC1B		CACREF

Note 1. The power source of the I/O buffer for these pins is AVCC0.

Table 4.1 List of I/O Registers (Address Order) (2/13)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States
0008 702Dh	ICU	Interrupt Request Register 045	IR045	8	8	2 ICLK
0008 702Eh	ICU	Interrupt Request Register 046	IR046	8	8	2 ICLK
0008 702Fh	ICU	Interrupt Request Register 047	IR047	8	8	2 ICLK
0008 7039h	ICU	Interrupt Request Register 057	IR057	8	8	2 ICLK
0008 703Fh	ICU	Interrupt Request Register 063	IR063	8	8	2 ICLK
0008 7040h	ICU	Interrupt Request Register 064	IR064	8	8	2 ICLK
0008 7041h	ICU	Interrupt Request Register 065	IR065	8	8	2 ICLK
0008 7042h	ICU	Interrupt Request Register 066	IR066	8	8	2 ICLK
0008 7043h	ICU	Interrupt Request Register 067	IR067	8	8	2 ICLK
0008 7044h	ICU	Interrupt Request Register 068	IR068	8	8	2 ICLK
0008 7045h	ICU	Interrupt Request Register 069	IR069	8	8	2 ICLK
0008 7046h	ICU	Interrupt Request Register 070	IR070	8	8	2 ICLK
0008 7047h	ICU	Interrupt Request Register 071	IR071	8	8	2 ICLK
0008 7058h	ICU	Interrupt Request Register 088	IR088	8	8	2 ICLK
0008 7059h	ICU	Interrupt Request Register 089	IR089	8	8	2 ICLK
0008 705Ah	ICU	Interrupt Request Register 090	IR090	8	8	2 ICLK
0008 705Ch	ICU	Interrupt Request Register 092	IR092	8	8	2 ICLK
0008 705Dh	ICU	Interrupt Request Register 093	IR093	8	8	2 ICLK
0008 7066h	ICU	Interrupt Request Register 102	IR102	8	8	2 ICLK
0008 7067h	ICU	Interrupt Request Register 103	IR103	8	8	2 ICLK
0008 706Ah	ICU	Interrupt Request Register 106	IR106	8	8	2 ICLK
0008 7072h	ICU	Interrupt Request Register 114	IR114	8	8	2 ICLK
0008 7073h	ICU	Interrupt Request Register 115	IR115	8	8	2 ICLK
0008 7074h	ICU	Interrupt Request Register 116	IR116	8	8	2 ICLK
0008 7075h	ICU	Interrupt Request Register 117	IR117	8	8	2 ICLK
0008 7076h	ICU	Interrupt Request Register 118	IR118	8	8	2 ICLK
0008 7077h	ICU	Interrupt Request Register 119	IR119	8	8	2 ICLK
0008 7078h	ICU	Interrupt Request Register 120	IR120	8	8	2 ICLK
0008 7079h	ICU	Interrupt Request Register 121	IR121	8	8	2 ICLK
0008 707Ah	ICU	Interrupt Request Register 122	IR122	8	8	2 ICLK
0008 707Bh	ICU	Interrupt Request Register 123	IR123	8	8	2 ICLK
0008 707Ch	ICU	Interrupt Request Register 124	IR124	8	8	2 ICLK
0008 707Dh	ICU	Interrupt Request Register 125	IR125	8	8	2 ICLK
0008 707Eh	ICU	Interrupt Request Register 126	IR126	8	8	2 ICLK
0008 707Fh	ICU	Interrupt Request Register 127	IR127	8	8	2 ICLK
0008 7080h	ICU	Interrupt Request Register 128	IR128	8	8	2 ICLK
0008 7081h	ICU	Interrupt Request Register 129	IR129	8	8	2 ICLK
0008 7082h	ICU	Interrupt Request Register 130	IR130	8	8	2 ICLK
0008 7083h	ICU	Interrupt Request Register 131	IR131	8	8	2 ICLK
0008 7084h	ICU	Interrupt Request Register 132	IR132	8	8	2 ICLK
0008 7085h	ICU	Interrupt Request Register 133	IR133	8	8	2 ICLK
0008 7086h	ICU	Interrupt Request Register 134	IR134	8	8	2 ICLK
0008 7087h	ICU	Interrupt Request Register 135	IR135	8	8	2 ICLK
0008 7088h	ICU	Interrupt Request Register 136	IR136	8	8	2 ICLK
0008 7089h	ICU	Interrupt Request Register 137	IR137	8	8	2 ICLK
0008 708Ah	ICU	Interrupt Request Register 138	IR138	8	8	2 ICLK
0008 708Bh	ICU	Interrupt Request Register 139	IR139	8	8	2 ICLK
0008 708Ch	ICU	Interrupt Request Register 140	IR140	8	8	2 ICLK
0008 708Dh	ICU	Interrupt Request Register 141	IR141	8	8	2 ICLK
0008 70AAh	ICU	Interrupt Request Register 170	IR170	8	8	2 ICLK
0008 70ABh	ICU	Interrupt Request Register 171	IR171	8	8	2 ICLK
0008 70DAh	ICU	Interrupt Request Register 218	IR218	8	8	2 ICLK

Table 4.1 List of I/O Registers (Address Order) (7/13)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States
0008 8726h	MTU0	Timer Buffer Operation Transfer Mode Register	TBTM	8	8	2 or 3 PCLKB
0008 8780h	MTU1	Timer Control Register	TCR	8	8	2 or 3 PCLKB
0008 8781h	MTU1	Timer Mode Register	TMDR	8	8	2 or 3 PCLKB
0008 8782h	MTU1	Timer I/O Control Register	TIOR	8	8	2 or 3 PCLKB
0008 8784h	MTU1	Timer Interrupt Enable Register	TIER	8	8	2 or 3 PCLKB
0008 8785h	MTU1	Timer Status Register	TSR	8	8	2 or 3 PCLKB
0008 8786h	MTU1	Timer Counter	TCNT	16	16	2 or 3 PCLKB
0008 8788h	MTU1	Timer General Register A	TGRA	16	16	2 or 3 PCLKB
0008 878Ah	MTU1	Timer General Register B	TGRB	16	16	2 or 3 PCLKB
0008 8790h	MTU1	Timer Input Capture Control Register	TICCR	8	8	2 or 3 PCLKB
0008 8800h	MTU2	Timer Control Register	TCR	8	8	2 or 3 PCLKB
0008 8801h	MTU2	Timer Mode Register	TMDR	8	8	2 or 3 PCLKB
0008 8802h	MTU2	Timer I/O Control Register	TIOR	8	8	2 or 3 PCLKB
0008 8804h	MTU2	Timer Interrupt Enable Register	TIER	8	8	2 or 3 PCLKB
0008 8805h	MTU2	Timer Status Register	TSR	8	8	2 or 3 PCLKB
0008 8806h	MTU2	Timer Counter	TCNT	16	16	2 or 3 PCLKB
0008 8808h	MTU2	Timer General Register A	TGRA	16	16	2 or 3 PCLKB
0008 880Ah	MTU2	Timer General Register B	TGRB	16	16	2 or 3 PCLKB
0008 8880h	MTU5	Timer Counter U	TCNTU	16	16	2 or 3 PCLKB
0008 8882h	MTU5	Timer General Register U	TGRU	16	16	2 or 3 PCLKB
0008 8884h	MTU5	Timer Control Register U	TCRU	8	8	2 or 3 PCLKB
0008 8886h	MTU5	Timer I/O Control Register U	TIORU	8	8	2 or 3 PCLKB
0008 8890h	MTU5	Timer Counter V	TCNTV	16	16	2 or 3 PCLKB
0008 8892h	MTU5	Timer General Register V	TGRV	16	16	2 or 3 PCLKB
0008 8894h	MTU5	Timer Control Register V	TCRV	8	8	2 or 3 PCLKB
0008 8896h	MTU5	Timer I/O Control Register V	TIORV	8	8	2 or 3 PCLKB
0008 88A0h	MTU5	Timer Counter W	TCNTW	16	16	2 or 3 PCLKB
0008 88A2h	MTU5	Timer General Register W	TGRW	16	16	2 or 3 PCLKB
0008 88A4h	MTU5	Timer Control Register W	TCRW	8	8	2 or 3 PCLKB
0008 88A6h	MTU5	Timer I/O Control Register W	TIORW	8	8	2 or 3 PCLKB
0008 88B2h	MTU5	Timer Interrupt Enable Register	TIER	8	8	2 or 3 PCLKB
0008 88B4h	MTU5	Timer Start Register	TSTR	8	8	2 or 3 PCLKB
0008 88B6h	MTU5	Timer Compare Match Clear Register	TCNTCMPCLR	8	8	2 or 3 PCLKB
0008 9000h	S12AD	A/D Control Register	ADCSR	16	16	2 or 3 PCLKB
0008 9004h	S12AD	A/D Channel Select Register A	ADANSA	16	16	2 or 3 PCLKB
0008 9008h	S12AD	A/D-Converted Value Addition Mode Select Register	ADADS	16	16	2 or 3 PCLKB
0008 900Ch	S12AD	A/D-Converted Value Addition Count Select Register	ADADC	8	8	2 or 3 PCLKB
0008 900Eh	S12AD	A/D Control Extended Register	ADCER	16	16	2 or 3 PCLKB
0008 9010h	S12AD	A/D Start Trigger Select Register	ADSTRGR	16	16	2 or 3 PCLKB
0008 9012h	S12AD	A/D Converted Extended Input Control Register	ADEXICR	16	16	2 or 3 PCLKB
0008 9014h	S12AD	A/D Channel Select Register B	ADANSB	16	16	2 or 3 PCLKB
0008 9018h	S12AD	A/D Data Duplication Register	ADDDBLDR	16	16	2 or 3 PCLKB
0008 901Ah	S12AD	A/D Temperature Sensor Data Register	ADTSDR	16	16	2 or 3 PCLKB
0008 901Ch	S12AD	A/D Internal Reference Voltage Data Register	ADOCDR	16	16	2 or 3 PCLKB
0008 9020h	S12AD	A/D Data Register 0	ADDR0	16	16	2 or 3 PCLKB
0008 9022h	S12AD	A/D Data Register 1	ADDR1	16	16	2 or 3 PCLKB
0008 9024h	S12AD	A/D Data Register 2	ADDR2	16	16	2 or 3 PCLKB
0008 9026h	S12AD	A/D Data Register 3	ADDR3	16	16	2 or 3 PCLKB
0008 9028h	S12AD	A/D Data Register 4	ADDR4	16	16	2 or 3 PCLKB
0008 902Ch	S12AD	A/D Data Register 6	ADDR6	16	16	2 or 3 PCLKB
0008 9030h	S12AD	A/D Data Register 8	ADDR8	16	16	2 or 3 PCLKB
0008 9032h	S12AD	A/D Data Register 9	ADDR9	16	16	2 or 3 PCLKB

5.2 DC Characteristics

Table 5.3 DC Characteristics (1)

Conditions: $2.7 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$, $2.7 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Schmitt trigger input voltage	V_{IH}	$\text{VCC} \times 0.7$	—	5.8	V	
		$\text{VCC} \times 0.8$	—	5.8		
		$\text{VCC} \times 0.8$	—	$\text{VCC} + 0.3$		
	V_{IL}	-0.3	—	$\text{VCC} \times 0.3$		
		-0.3	—	$\text{VCC} \times 0.2$		
	ΔV_T	$\text{VCC} \times 0.05$	—	—		
		$\text{VCC} \times 0.1$	—	—		
	V_{IH}	$\text{VCC} \times 0.9$	—	$\text{VCC} + 0.3$	V	
		$\text{VCC} \times 0.8$	—	$\text{VCC} + 0.3$		
		$\text{AVCC0} \times 0.7$	—	$\text{AVCC0} + 0.3$		
		2.1	—	$\text{VCC} + 0.3$		
Input voltage (except for Schmitt trigger input pins)	V_{IL}	-0.3	—	$\text{VCC} \times 0.1$	V	
		-0.3	—	$\text{VCC} \times 0.2$		
		-0.3	—	$\text{AVCC0} \times 0.3$		
		-0.3	—	0.8		

Table 5.16 Permissible Output Currents (2)

Conditions: $1.8 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$,
 $T_a = -40 \text{ to } +105^\circ\text{C}$ (G version)

Item	Symbol	Max.	Unit
Permissible output low current (average value per pin)	I_{OL}	0.4	mA
Ports other than above		8.0	
Permissible output low current (maximum value per pin)	I_{OL}	0.4	mA
Ports other than above		8.0	
Permissible output low current	ΣI_{OL}	1.6	mA
Total of ports P40 to P44, P46, ports PJ6, PJ7		20	
Total of ports P03, P05, ports P26, P27, ports P30, P31		20	
Total of ports P14 to P17, port P32, ports P54, P55, ports PB0, PB1, PB3, PB5 to PB7, ports PC2 to PC7, ports PH0 to PH3		20	
Total of ports PA0, PA1, PA3, PA4, PA6, ports PE0 to PE7		40	
Permissible output high current (average value per pin)	I_{OH}	-0.1	mA
Ports other than above		-4.0	
Permissible output high current (maximum value per pin)	I_{OH}	-0.1	mA
Ports other than above		-4.0	
Permissible output high current	ΣI_{OH}	-0.6	mA
Total of ports P40 to P44, P46, ports PJ6, PJ7		-10	
Total of ports P03, P05, ports P26, P27, ports P30, P31		-15	
Total of ports P14 to P17, port P32, ports P54, P55, ports PB0, PB1, PB3, PB5 to PB7, ports PC2 to PC7, ports PH0 to PH3		-15	
Total of ports PA0, PA1, PA3, PA4, PA6, ports PE0 to PE7		-40	
Total of all output pins			

Note: Do not exceed the permissible total supply current.




Figure 5.9 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics of General Ports (Except for the RIIC Output Pin, Ports P40 to P44, P46, Ports PJ6, PJ7) at $VCC = 2.7$ V (Reference Data)




Figure 5.10 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics of General Ports (Except for the RIIC Output Pin, Ports P40 to P44, P46, Ports PJ6, PJ7) at $VCC = 3.3$ V (Reference Data)

5.3.2 Reset Timing

Table 5.23 Reset Timing

Conditions: $1.8 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
RES# pulse width	At power-on	t_{RESWP}	3	—	—	ms	Figure 5.25
	Other than above	t_{RESW}	30	—	—	μs	
Wait time after RES# cancellation (at power-on)	At normal startup*1	t_{RESWT}	—	8.5	—	ms	Figure 5.25
	During fast startup time*2	t_{RESWT}	—	560	—	μs	
Wait time after RES# cancellation (during powered-on state)		t_{RESWT}	—	114	—	μs	Figure 5.26
Independent watchdog timer reset period		t_{RESWIW}	—	1	—	IWDT clock cycle	Figure 5.27
Software reset period		t_{RESWSW}	—	1	—	ICLK cycle	
Wait time after independent watchdog timer reset cancellation*3		t_{RESW2}	—	300	—	μs	
Wait time after software reset cancellation		t_{RESW2}	—	168	—	μs	

Note 1. When OFS1.(STUPLVD1REN, FASTSTUP) = 11b.

Note 2. When OFS1.(STUPLVD1REN, FASTSTUP) ≠ 11b.

Note 3. When IWDTCR.CKS[3:0] = 0000b.




Figure 5.25 Reset Input Timing at Power-On




Figure 5.26 Reset Input Timing (1)




Figure 5.27 Reset Input Timing (2)

5.3.5 Timing of On-Chip Peripheral Modules

Table 5.30 Timing of On-Chip Peripheral Modules (1)

Conditions: $1.8 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item			Symbol	Min.	Max.	Unit ^{*1}	Test Conditions	
I/O ports	Input data pulse width		t_{PRW}	1.5	—	t_{Pcyc}	Figure 5.32	
MTU2	Input capture input pulse width	Single-edge setting	t_{TICW}	1.5	—	t_{Pcyc}	Figure 5.33	
		Both-edge setting		2.5	—			
SCI	Timer clock pulse width	Single-edge setting	t_{TCKWH}, t_{TCKWL}	1.5	—	t_{Pcyc}	Figure 5.34	
		Both-edge setting		2.5	—			
		Phase counting mode		2.5	—			
SCI	Input clock cycle	Asynchronous	t_{Scyc}	4	—	t_{Pcyc}	Figure 5.35 C = 30 pF	
		Clock synchronous		6	—			
	Input clock pulse width		t_{SCKW}	0.4	0.6	t_{Scyc}		
	Input clock rise time		t_{SCKr}	—	20	ns		
	Input clock fall time		t_{SCKf}	—	20	ns		
	Output clock cycle	Asynchronous	t_{Scyc}	16	—	t_{Pcyc}		
		Clock synchronous		4	—			
	Output clock pulse width		t_{SCKW}	0.4	0.6	t_{Scyc}		
	Output clock rise time		t_{SCKr}	—	20	ns		
	Output clock fall time		t_{SCKf}	—	20	ns		
	Transmit data delay time (master)	Clock synchronous		—	40	ns		
	Transmit data delay time (slave)	Clock synchronous	2.7 V or above	—	65	ns		
		1.8 V or above	—	—	100	ns		
A/D converter	Receive data setup time (master)	Clock synchronous	2.7 V or above	t_{RXS}	65	—	ns	
		1.8 V or above	—	—	90	—	ns	
	Receive data setup time (slave)	Clock synchronous		—	40	—	ns	
	Receive data hold time	Clock synchronous		t_{RXH}	40	—	ns	
	Trigger input pulse width			t_{TRGW}	1.5	—	t_{Pcyc}	
CAC	CACREF input pulse width	$t_{Pcyc} \leq t_{cac}^{*2}$	t_{CACREF}	$4.5 t_{cac} + 3 t_{Pcyc}$	—	ns		
		$t_{Pcyc} > t_{cac}^{*2}$		$5 t_{cac} + 6.5 t_{Pcyc}$	—			
CLKOUT	CLKOUT pin output cycle ^{*4}	VCC = 2.7 V or above	t_{Ccyc}	125	—	ns		
		VCC = 1.8 V or above		250	—			
	CLKOUT pin high pulse width ^{*3}	VCC = 2.7 V or above	t_{CH}	35	—	ns		
		VCC = 1.8 V or above		70	—			
	CLKOUT pin low pulse width ^{*3}	VCC = 2.7 V or above	t_{CL}	35	—	ns		
		VCC = 1.8 V or above		70	—			
	CLKOUT pin output rise time	VCC = 2.7 V or above	t_{Cr}	—	15	ns		
		VCC = 1.8 V or above		—	30			
	CLKOUT pin output fall time	VCC = 2.7 V or above	t_{Cf}	—	15	ns		
		VCC = 1.8 V or above		—	30			

Note 1. t_{Pcyc} : PCLK cycle

Note 2. t_{cac} : CAC count clock source cycle

Note 3. When the LOCO is selected as the clock output source (CKOCR.CKOSEL[2:0] bits = 000b), set the clock output division ratio selection to divided by 2 (CKOCR.CKODIV[2:0] bits = 001b).

Note 4. When the XTAL external clock input or an oscillator is used with divided by 1 (CKOCR.CKOSEL[2:0] bits = 010b and CKOCR.CKODIV[2:0] bits = 000b) to output from CLKOUT, the above should be satisfied with an input duty cycle of 45 to 55%.

Table 5.32 Timing of On-Chip Peripheral Modules (3)Conditions: $1.8 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$, $C = 30 \text{ pF}$

Item		Symbol	Min.	Max.	Unit*1	Test Conditions	
Simple SPI	SCK clock cycle output (master)	t_{SPCyc}	4	65536	t_{Pcyc}	Figure 5.39 Figure 5.40, Figure 5.42	
	SCK clock cycle input (slave)		6	65536			
	SCK clock high pulse width	t_{SPCKWH}	0.4	0.6	t_{SPCyc}		
	SCK clock low pulse width	t_{SPCKWL}	0.4	0.6	t_{SPCyc}		
	SCK clock rise/fall time	t_{SPCKR}, t_{SPCKf}	—	20	ns		
	Data input setup time (master)	t_{SU}	65	—	ns		
	2.7 V or above		95	—			
	1.8 V or above		40	—			
	Data input setup time (slave)	t_H	40	—	ns		
	SS input setup time	t_{LEAD}	3	—	t_{Pcyc}		
	SS input hold time	t_{LAG}	3	—	t_{Pcyc}		
	Data output delay time (master)	t_{OD}	—	40	ns		
	Data output delay time (slave)		—	65			
	2.7 V or above		—	85			
	Data output hold time (master)	t_{OH}	-10	—	ns		
	2.7 V or above		-20	—			
	1.8 V or above		-10	—			
	Data output hold time (slave)	t_{Dr}, t_{Df}	—	20	ns		
	SS input rise/fall time	t_{SSLr}, t_{SSLf}	—	20	ns		
	Slave access time	t_{SA}	—	6	t_{Pcyc}	Figure 5.44, Figure 5.45	
	Slave output release time	t_{REL}	—	6	t_{Pcyc}		

Note 1. t_{Pcyc} : PCLK cycle

Table 5.33 Timing of On-Chip Peripheral Modules (4)Conditions: $2.7 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$, $2.7 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $f_{\text{PCLKB}} \leq 32 \text{ MHz}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	Min.*1	Max.	Unit	Test Conditions
RIIC (Standard mode, SMBus)	SCL0 input cycle time	t_{SCL}	$6(12) \times t_{\text{IICcyc}} + 1300$	—	ns
	SCL0 input high pulse width	t_{SCLH}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	SCL0 input low pulse width	t_{SCLL}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	SCL0, SDA0 input rise time	t_{Sr}	—	1000	ns
	SCL0, SDA0 input fall time	t_{Sf}	—	300	ns
	SCL0, SDA0 input spike pulse removal time	t_{SP}	0	$1(4) \times t_{\text{IICcyc}}$	ns
	SDA0 input bus free time	t_{BUF}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	START condition input hold time	t_{STAH}	$t_{\text{IICcyc}} + 300$	—	ns
	Repeated START condition input setup time	t_{STAS}	1000	—	ns
	STOP condition input setup time	t_{STOS}	1000	—	ns
	Data input setup time	t_{SDAS}	$t_{\text{IICcyc}} + 50$	—	ns
	Data input hold time	t_{SDAH}	0	—	ns
RIIC (Fast mode)	SCL0, SDA0 capacitive load	C_b	—	400	pF
	SCL0 input cycle time	t_{SCL}	$6(12) \times t_{\text{IICcyc}} + 600$	—	ns
	SCL0 input high pulse width	t_{SCLH}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	SCL0 input low pulse width	t_{SCLL}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	SCL0, SDA0 input rise time	t_{Sr}	—*2	300	ns
	SCL0, SDA0 input fall time	t_{Sf}	—*2	300	ns
	SCL0, SDA0 input spike pulse removal time	t_{SP}	0	$1(4) \times t_{\text{IICcyc}}$	ns
	SDA0 input bus free time	t_{BUF}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	START condition input hold time	t_{STAH}	$t_{\text{IICcyc}} + 300$	—	ns
	Repeated START condition input setup time	t_{STAS}	300	—	ns
	STOP condition input setup time	t_{STOS}	300	—	ns
	Data input setup time	t_{SDAS}	$t_{\text{IICcyc}} + 50$	—	ns
	Data input hold time	t_{SDAH}	0	—	ns
	SCL0, SDA0 capacitive load	C_b	—	400	pF

Note: t_{IICcyc} : RIIC internal reference count clock (IIC ϕ) cycle

Note 1. The value in parentheses is used when the ICMR3.NF[1:0] bits are set to 11b while a digital filter is enabled with the ICFER.NFE bit = 1.



Note 2. The minimum tsr and tsf specifications for fast mode are not set.

Table 5.34 Timing of On-Chip Peripheral Modules (5)Conditions: $2.7 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$, $2.7 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $f_{\text{PCLKB}} \leq 32 \text{ MHz}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	Min.	Max.	Unit	Test Conditions
Simple I ² C (Standard mode)	SDA0 input rise time	t_{Sr}	—	1000	ns
	SDA0 input fall time	t_{Sf}	—	300	ns
	SDA0 input spike pulse removal time	t_{SP}	0	$4 \times t_{pcyc}^{\ast 1}$	ns
	Data input setup time	t_{SDAS}	250	—	ns
	Data input hold time	t_{SDAH}	0	—	ns
	SCL0, SDA0 capacitive load	C_b	—	400	pF
Simple I ² C (Fast mode)	SCL0, SDA0 input rise time	t_{Sr}	—	300	ns
	SCL0, SDA0 input fall time	t_{Sf}	—	300	ns
	SCL0, SDA0 input spike pulse removal time	t_{SP}	0	$4 \times t_{pcyc}^{\ast 1}$	ns
	Data input setup time	t_{SDAS}	100	—	ns
	Data input hold time	t_{SDAH}	0	—	ns
	SCL0, SDA0 capacitive load	C_b	—	400	pF

Note: t_{pcyc} : PCLK cycle

Note 1. This applies when the SMR.CKS[1:0] bits = 00b and the SNFR.NFCS[2:0] bits = 010b while the SNFR.NFE bit = 1 and the digital filter is enabled.

**Figure 5.32 I/O Port Input Timing****Figure 5.33 MTU2 Input/Output Timing**

5.7 Oscillation Stop Detection Timing

Table 5.43 Oscillation Stop Detection Circuit Characteristics

Conditions: $1.8 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = 0 \text{ V}$, $T_a = -40 \text{ to } +105^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Detection time	t_{dr}	—	—	1	ms	Figure 5.53




Figure 5.53 Oscillation Stop Detection Timing

Appendix 1. Package Dimensions

Information on the latest version of the package dimensions or mountings has been displayed in “Packages” on Renesas Electronics Corporation website.




Figure A 64-Pin LFQFP (PLQP0064KB-A)




Figure B 64-Pin LQFP (PLQP0064GA-A)




Figure C 64-Pin WFLGA (PWLG0064KA-A)




Figure E 48-Pin HWQFN (PWQN0048KB-A)