

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, SCI, SPI
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	50
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 14x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-WFLGA
Supplier Device Package	64-FLGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f51105adlf-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Classification	Module/Function	Description						
I/O ports	General I/O ports	64-pin /48-pin /40-pin /36-pin • I/O: 50/34/28/24 • Input: 2/2/1/1 • Pull-up resistors: 42/28/23/20 • Open-drain outputs: 38/28/23/20 • 5-V tolerance: 4/4/4/4						
Multi-function pin	controller (MPC)	Capable of selecting the input/output function from multiple pins						
Timers	Multi-function timer pulse unit 2 (MTU2b)	 (16 bits x 4 channels) x 1 unit Time bases for the four 16-bit timer channels can be provided via up to 8 pulse-input/output lines and three pulse-input lines Select from among eight or seven counter-input clock signals for each channel (PCLK/1, PCLK/4, PCLK/16, PCLK/64, PCLK/256, PCLK/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD) other than channel 5, for which only four signals are available. Input capture function 13 output compare/input capture registers Pulse output mode Generation of triggers for A/D converter conversion 						
	Compare match timer (CMT)	 (16 bits x 2 channels) x 1 unit Select from among four clock signals (PCLK/8, PCLK/32, PCLK/128, PCLK/512) 						
	Independent watchdog timer (IWDTa)	 14 bits × 1 channel Count clock: Dedicated low-speed on-chip oscillator for the IWDT Frequency divided by 1, 16, 32, 64, 128, or 256 						
	Realtime clock (RTCA)	 Clock source: Sub-clock Calendar count mode or binary count mode selectable Interrupts: Alarm interrupt, periodic interrupt, and carry interrupt 						
Communication functions	Serial communications interfaces (SCIe, SCIf)	 3 channels (channel 1, 5: SCle, channel 12: SClf) Serial communications modes: Asynchronous, clock synchronous, and smart card interface On-chip baud rate generator allows selection of the desired bit rate Choice of LSB first or MSB first transfer Average transfer rate clock can be input from MTU2 timers Simple I²C Simple SPI Master/slave mode supported (SCIf only) Start frame and information frame are included (SCIf only) Start-bit detection in asynchronous mode: Low level or falling edge is selectable (SCIe/SCIf) 						
	I ² C bus interface (RIIC)	 1 channel Communications formats: I²C bus format/SMBus format Master mode or slave mode selectable Supports fast mode 						
	Serial peripheral interface (RSPI)	 1 channel Transfer facility Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPI clock (RSPCK) signals enables serial transfer through SPI operation (four lines) or clock- synchronous operation (three lines) Capable of handling serial transfer as a master or slave Data formats Choice of LSB first or MSB first transfer The number of bits in each transfer can be changed to 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits. 128-bit buffers for transmission and reception Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits) Double buffers for both transmission and reception 						
12-bit A/D conver	ter (S12ADb)	 1 unit (1 unit × 14 channels) 12-bit resolution Minimum conversion time: 1.0 µs per channel when the ADCLK is operating at 32 MHz Operating modes Scan mode (single scan mode, continuous scan mode, and group scan mode) Double trigger mode (duplication of A/D conversion data) A/D conversion start conditions A software trigger, a trigger from a timer (MTU), or an external trigger signal 						
Temperature sens	sor (TEMPSA)	1 channelThe voltage of the temperature is converted into a digital value by the 12-bit A/D converter.						
CRC calculator (C	CRC)	 CRC code generation for arbitrary amounts of data in 8-bit units Select any of three generating polynomials: X⁸ + X² + X + 1, X¹⁶ + X¹⁵ + X² + 1, or X¹⁶ + X¹² + X⁵ + 1 Generation of CRC codes for use with LSB first or MSB first communications is selectable. 						

Table 1.1Outline of Specifications (2/3)




Table 1.3List of Products (2/2)

Group Part No. Orderable Part No. Package Capacity Capacity Frequency Temperature RX110 RSF51105ADFM RSF51105ADFM#30 PLQP0064K8-A 128 Kbytes 128 Kbytes 128 Kbytes 128 Kbytes 128 Kbytes 128 Kbytes 16 Kbytes					ROM	RAM	Maximum Operating	Operating
RSF51105ADFK RSF51105ADFL#30 PLQP0064GA-A 128 Kbytes RSF51105ADFL RSF51105ADFL#30 PLQP0048KB-A 18 Kbytes RSF51105ADFL RSF51105ADFL#30 PLQP0048KB-A 18 Kbytes RSF51105ADFL RSF51104ADFM#30 PLQP0064KB-A 18 Kbytes RSF51104ADFM RSF51104ADFM#30 PLQP0064KB-A 18 Kbytes RSF51104ADFK RSF51104ADFH#30 PLQP0064KB-A 96 Kbytes RSF51104ADFK RSF51104ADFH#30 PLQP0064KB-A 96 Kbytes RSF51103ADFK RSF51103ADFH#30 PLQP0064KB-A 64 Kbytes RSF51103ADFK RSF51103ADFF#30 PLQP0064KB-A 64 Kbytes RSF51103ADFK RSF51103ADFF#30 PLQP0064KB-A 64 Kbytes RSF51103ADFK RSF51103ADFF#30 PLQP0064KB-A 64 Kbytes RSF51103ADFK RSF51103ADF#30 PLQP0064KB-A 64 Kbytes RSF511013ADFK RSF51103ADF#30 PLQP0064KB-A 64 Kbytes RSF51101ADFK RSF51101ADF#30 PLQP0064KB-A 64 Kbytes RSF51101ADFK RSF51101ADF#30 PLQP0064KB-A <th>Group</th> <th>Part No.</th> <th>Orderable Part No.</th> <th>Package</th> <th>-</th> <th></th> <th></th> <th>Temperature</th>	Group	Part No.	Orderable Part No.	Package	-			Temperature
RSF51105ADLF RSF51105ADLF#U0 PWLG0064KA-A 128 Kbytes RSF51105ADFL RSF51105ADFL#30 PLQP0048KB-A 16 Kbytes RSF51104ADFK RSF51104ADFK#30 PLQP0064KB-A 96 Kbytes RSF51104ADLF RSF51104ADFK#30 PLQP0064KB-A 96 Kbytes RSF51104ADLF RSF51104ADFK#30 PLQP0064KB-A 96 Kbytes RSF51104ADLF RSF51104ADF#30 PLQP0048KB-A 96 Kbytes RSF51103ADFL RSF51103ADF#30 PLQP0048KB-A 96 Kbytes RSF51103ADF RSF51103ADF#30 PLQP0048KB-A 64 Kbytes RSF51103ADF RSF51103ADF#30 PLQP0048KB-A 64 Kbytes RSF51103ADLF RSF51103ADF#30 PLQP0048KB-A 64 Kbytes RSF51103ADNE RSF51103ADF#30 PLQP0048KB-A 64 Kbytes RSF51103ADNE RSF51103ADF#30 PLQP0048KB-A 64 Kbytes RSF51101ADLF RSF51103ADF#30 PLQP0048KB-A 64 Kbytes RSF51101ADLF RSF51101ADF#30 PLQP0048KB-A 64 Kbytes RSF51101ADLF RSF51101ADF#30 PLQP0048KB-A	RX110	R5F51105ADFM	R5F51105ADFM#30	PLQP0064KB-A				
R5F51105ADFL R5F51105ADFL#30 PLQP0048KB-A 16 Kbytes R5F51104ADFM R5F51104ADFM30 PLQP0064KB-A 16 Kbytes R5F51104ADFK R5F51104ADFL#30 PLQP0064KB-A 96 Kbytes R5F51104ADFL R5F51104ADFL#30 PLQP0064KB-A 96 Kbytes R5F51104ADFL R5F51104ADFL#30 PLQP0064KB-A 96 Kbytes R5F51104ADFL R5F51104ADFL#30 PLQP0064KB-A 96 Kbytes R5F51103ADFL R5F51104ADFL#30 PLQP0064KB-A 96 Kbytes R5F51103ADFL R5F51103ADFH#30 PLQP0064KB-A 64 Kbytes R5F51103ADFL R5F51103ADF#30 PLQP0064KB-A 64 Kbytes R5F51103ADFL R5F51103ADF#30 PLQP0064KB-A 64 Kbytes R5F51103ADNE R5F51103ADNF#30 PLQP0064KB-A 64 Kbytes R5F51101ADFL R5F51103ADNF#30 PLQP0064KB-A 10 Kbytes R5F51101ADFL R5F51103ADNF#30 PLQP0064KB-A 32 Kbytes R5F51101ADLF R5F51103ADNF#30 PLQP0064KB-A 32 Kbytes R5F51101ADLF R5F51103ADNF#30 PLQP0064KB-A		R5F51105ADFK	R5F51105ADFK#30	PLQP0064GA-A	-			
R5F51105ADNE R5F51104ADFM R5F51104ADFM 16 Kbytes R5F51104ADFK R5F51104ADFK#30 PLQP0064KB-A 96 Kbytes R5F51104ADFL R5F51104ADFL#U0 PWLQ0064KB-A 96 Kbytes R5F51104ADFL R5F51104ADFL#30 PLQP0064KB-A 96 Kbytes R5F51104ADFL R5F51104ADFL#30 PLQP0064KB-A 96 Kbytes R5F51103ADFM R5F51103ADFM#30 PLQP0064KB-A 86 Kbytes R5F51103ADFL R5F51103ADFK#30 PLQP0064KB-A 64 Kbytes R5F51103ADFL R5F51103ADFH#30 PLQP0048KB-A 64 Kbytes R5F51103ADFL R5F51103ADF#30 PLQP0048KB-A 64 Kbytes R5F51103ADLF R5F51103ADF#30 PLQP0064KB-A 64 Kbytes R5F51101ADFL R5F51101ADFM#30 PLQP0064KB-A 10 Kbytes R5F51101ADFL R5F51101ADFM#30 PLQP0064KB-A 32 Kbytes R5F51101ADFL R5F51101ADFM#30 PLQP0064KB-A 32 Kbytes R5F51101ADFL R5F51101ADFM#30 PLQP0064KB-A 32 Kbytes R5F51101ADFL R5F51101ADFM#30 PLQP0064KB-A		R5F51105ADLF	R5F51105ADLF#U0	PWLG0064KA-A	128 Kbytes			
RSF51104ADFM RSF51104ADFM#30 PLQP0064KB-A 16 Kbytes RSF51104ADFK RSF51104ADFK#30 PLQP0064GA-A 96 Kbytes RSF51104ADFL RSF51104ADFL#30 PLQP0048KB-A 96 Kbytes RSF51104ADFL RSF51104ADFL#30 PLQP0048KB-A 96 Kbytes RSF51103ADFM RSF51103ADFM#30 PLQP0064KB-A 96 Kbytes RSF51103ADFK RSF51103ADFK#30 PLQP0064KB-A 64 Kbytes RSF51103ADLF RSF51103ADFK#30 PLQP0064KB-A 64 Kbytes RSF51103ADLF RSF51103ADF#30 PLQP0064KB-A 64 Kbytes RSF51103ADLF RSF51103ADF#30 PLQP0064KB-A 64 Kbytes RSF51101ADFM RSF51101ADFM#30 PLQP0064KB-A 10 Kbytes RSF51101ADFK RSF51101ADF#30 PLQP0064KB-A 32 Kbytes RSF51101ADFK RSF51101ADF#30 PLQP0064KB-A 32 kbytes RSF51101ADFL RSF51101ADF#30 PLQP0064KB-A 32 kbytes RSF51101ADFL RSF51101ADF#30 PLQP0064KB-A 32 kbytes RSF51101ADIK RSF51101ADF#30 PLQP0064KB-A		R5F51105ADFL	R5F51105ADFL#30	PLQP0048KB-A	•			
R5F51104ADFM R5F51104ADFK R5F51104ADFK R5F51104ADFK R5F51104ADFK R5F51104ADFL#30 PLQP0064GA-A 96 Kbytes R5F51104ADFL R5F51104ADFL R5F51104ADFL R5F51104ADFL 96 Kbytes 96 Kbytes R5F51104ADFL R5F51104ADFL R5F51103ADFM R5F51103ADFM PLQP0064KB-A 96 Kbytes R5F51103ADFK R5F51103ADFM R5F51103ADFM PLQP0064KB-A 64 Kbytes R5F51103ADFL R5F51103ADFL#30 PLQP0064KB-A 64 Kbytes 64 Kbytes R5F51103ADFL R5F51103ADFL#30 PLQP0064KB-A 64 Kbytes 64 Kbytes R5F51103ADLF R5F51103ADFH#00 PWQN0048KB-A 64 Kbytes 64 Kbytes R5F51103ADF R5F51101ADFM R5F51101ADFM#00 PWQN0048KB-A 10 Kbytes 32MHz -40 to +85°C R5F51101ADFK R5F51101ADFM#30 PLQP0064KA-A 32 Kbytes 32MHz -40 to +85°C R5F51101ADFK R5F51101ADFM#30 PLQP0064KA-A 32 Kbytes 32 Kbytes 32 Kbytes R5F51101ADF R5F51101ADF#30 PLQP0064KA-A 32 Kbytes		R5F51105ADNE	R5F51105ADNE#U0	PWQN0048KB-A		16 Khutaa		
R5F51104ADLF R5F51104ADLF R5F51104ADLF R5F51104ADLF R5F51104ADFL R5F51104ADFL R5F51104ADFL R5F51104ADFL R5F51104ADFL R5F51104ADFL R5F51103ADFM R5F51103ADFM R5F51103ADFM R5F51103ADFM R5F51103ADFK R5F51103ADFK R5F51103ADFK R5F51103ADFK R5F51103ADFK R5F51103ADFK R5F51103ADFK R5F51103ADFK R5F51103ADLF R5F51103ADLF<		R5F51104ADFM	R5F51104ADFM#30	PLQP0064KB-A		- 16 KDytes		
R5F51104ADFL R5F51104ADFL#30 PLQP0048KB-A R5F51104ADNE R5F51103ADFM R5F51103ADFM PLQP0064KB-A R5F51103ADFK R5F51103ADFK R5F51103ADFK R5F51103ADFK R5F51103ADF R5F51103ADFK R5F51103ADFK R5F51103ADFK R5F51103ADF R5F51103ADFL R5F51103ADFL R5F51103ADFL R5F51103ADFL R5F51103ADFL R5F51103ADFL R5F51103ADFL R5F51103ADFL R5F51103ADFL R5F51103ADFL R5F51103ADFL R5F51103ADFL R5F51103ADFL R5F51103ADFL R5F51103ADFL R5F51103ADFL R5F51103ADFHU0 PWQN0040KC-A PWQN0040KC-A R5F51101ADFL R5F51101ADFH30 PLQP0064KB-A 32 Kbytes R5F51101ADFL R5F51101ADFH30 PLQP0064KB-A 32 Kbytes R5F51101ADFL R5F51101ADFH30 PLQP0064KB-A 32 Kbytes R5F51101ADF R5F51101ADFH30 PLQP0064KB-A 32 Kbytes R5F5110JADF R5F5110JADFH30 PLQP0064KB-A 32 Kbytes R5F5110JADF R5F5110JADFH30 PLQP0064KB-A 32 Kbytes <		R5F51104ADFK	R5F51104ADFK#30	PLQP0064GA-A				
R5F51104ADNE R5F51103ADFM PWQN0048KB-A R5F51103ADFM R5F51103ADFK#30 PLQP0064KB-A R5F51103ADFK R5F51103ADFK#30 PLQP0064KA-A R5F51103ADLF R5F51103ADLF#U0 PWLG0064KA-A R5F51103ADFL R5F51103ADFL#30 PLQP0048KB-A R5F51103ADNE R5F51103ADNE#U0 PWQN0048KB-A R5F51103ADN R5F51103ADN##U0 PWQ00040KC-A R5F51101ADFM R5F51101ADFM#30 PLQP0064KB-A R5F51101ADFK R5F51101ADFM#30 PLQP0064KB-A R5F51101ADFK R5F51101ADFK#30 PLQP0064KB-A R5F51101ADFK R5F51101ADFK#30 PLQP0064KB-A R5F51101ADFL R5F51101ADFK#30 PLQP0064KB-A R5F51101ADFL R5F51101ADFL#30 PLQP0064KB-A R5F51101ADFL R5F51101ADFL#30 PLQP0064KB-A R5F51101ADF R5F51101ADF#U0 PWQN0040KC-A R5F51101ADF R5F51101ADF#30 PLQP0064KB-A R5F5110JADFK R5F5110JADF#30 PLQP0064KB-A R5F5110JADFK R5F5110JADF#30 PLQP0064KB-A R5F5110JADFK		R5F51104ADLF	R5F51104ADLF#U0	PWLG0064KA-A	96 Kbytes			
R5F51103ADFM R5F51103ADFK#30 PLQP0064KB-A R5F51103ADFK R5F51103ADFK#30 PLQP0064GA-A R5F51103ADFL R5F51103ADFL#30 PLQP0048KB-A R5F51103ADFL R5F51103ADFL#30 PLQP0048KB-A R5F51103ADNE R5F51103ADNE#00 PWQN0048KB-A R5F51103ADN R5F51103ADN##00 PWQ00048KB-A R5F51103ADN R5F51103ADN##00 PWQ00040KC-A R5F51101ADFM R5F51101ADFM#30 PLQP0064KB-A R5F51101ADFK R5F51101ADFK#30 PLQP0064KA-A R5F51101ADFL R5F51101ADFK#30 PLQP0064KA-A R5F51101ADFL R5F51101ADFL#30 PLQP0064KA-A R5F51101ADFL R5F51101ADFL#30 PLQP0048KB-A R5F51101ADFL R5F51101ADFL#30 PLQP0048KB-A R5F51101ADFL R5F51101ADFL#30 PLQP0064KB-A R5F51101ADFK R5F51101ADF#30 PLQP0064KB-A R5F51101ADFK R5F51101ADF#30 PLQP0064KB-A R5F51101ADFK R5F51101ADF#30 PLQP0064KB-A R5F51101ADFK R5F51101ADF#30 PLQP0064KB-A R5F51101ADFK<		R5F51104ADFL	R5F51104ADFL#30	PLQP0048KB-A				
R5F51103ADFK R5F51103ADFK#30 PLQP0064GA-A R5F51103ADLF R5F51103ADLF#U0 PWLG0064KA-A R5F51103ADFL R5F51103ADFL#30 PLQP0048KB-A R5F51103ADNE R5F51103ADNE#U0 PWQ00048KB-A R5F51103ADLM R5F51103ADNE#U0 PWQ00048KB-A R5F51103ADNF R5F51103ADN#U0 PWQ00040KC-A R5F51103ADNF R5F51103ADNF#U0 PWQ00040KC-A R5F51101ADFM R5F51101ADFM#30 PLQP0064KB-A R5F51101ADLF R5F51101ADF#30 PLQP0064KB-A R5F51101ADLF R5F51101ADF#30 PLQP0048KB-A R5F51101ADLF R5F51101ADF#30 PLQP0048KB-A R5F51101ADNE R5F51101ADF#30 PLQP0048KB-A R5F51101ADNF R5F51101ADNF#00 PWQN0040KC-A R5F51101ADNF R5F51101ADNF#30 PLQP0064KB-A R5F5110JADFM R5F5110JADF#30 PLQP0064KB-A R5F5110JADFM R5F5110JADF#30 PLQP0064KB-A R5F5110JADFM R5F5110JADF#30 PLQP0064KB-A R5F5110JADLF R5F5110JADF#30 PLQP0064KB-A R5F5110JADLK <td></td> <td>R5F51104ADNE</td> <td>R5F51104ADNE#U0</td> <td>PWQN0048KB-A</td> <td></td> <td></td> <td></td> <td></td>		R5F51104ADNE	R5F51104ADNE#U0	PWQN0048KB-A				
R5F51103ADLF R5F51103ADLF#U0 PWLG0064KA-A 64 Kbytes R5F51103ADFL R5F51103ADFL#30 PLQP0048KB-A 64 Kbytes R5F51103ADNE R5F51103ADNE#U0 PWQ00048KB-A 64 Kbytes R5F51103ADNF R5F51103ADN#U0 PWQ00048KB-A 64 Kbytes R5F51103ADNF R5F51103ADN#U0 PWQ00040KC-A 10 Kbytes R5F51101ADFM R5F51101ADF#30 PLQP0064KB-A 10 Kbytes R5F51101ADFK R5F51101ADF#U0 PWQN0040KC-A 32 Kbytes R5F51101ADF R5F51101ADF#U0 PWQN0048KB-A 32 Kbytes R5F51101ADF R5F51101ADF#U0 PWQN0048KB-A 32 Kbytes R5F51101ADNE R5F51101ADF#U0 PWQN0040KC-A 32 Kbytes R5F51101ADNF R5F51101ADF#U0 PWQN0040KC-A 32 Kbytes R5F5110JADF R5F5110JADF#30 PLQP0064KB-A 34 Kbytes R5F5110JADF R5F5110JADF#30 PLQP0064KB-A 40 kbytes R5F5110JADF R5F5110JADF#30 PLQP0064KB-A 40 kbytes R5F5110JADF R5F5110JADF#30 PLQP0064KB-A 40		R5F51103ADFM	R5F51103ADFM#30	PLQP0064KB-A			-	
R5F51103ADFL R5F51103ADFL#30 PLQP0048KB-A 64 Kbytes R5F51103ADNE R5F51103ADNE#U0 PWQN0048KB-A 232MHz -40 to +85°C R5F51103ADNF R5F51103ADNF#U0 PWQN0040KC-A 10 Kbytes 32MHz -40 to +85°C R5F51101ADFM R5F51101ADFM#30 PLQP0064KB-A 10 Kbytes 32MHz -40 to +85°C R5F51101ADFK R5F51101ADFK#30 PLQP0064KB-A 10 Kbytes 32MHz -40 to +85°C R5F51101ADFK R5F51101ADF#30 PLQP0064KB-A 32 Kbytes 32 Kbytes 32 Kbytes R5F51101ADLF R5F51101ADLF#U0 PWQN0048KB-A 32 Kbytes 32 Kbytes 40 to +85°C R5F51101ADLM R5F51101ADLF#U0 PWQN0048KB-A 32 Kbytes 32 Kbytes 40 to +85°C R5F5110JADFM R5F5110JADFM#30 PLQP0064KB-A 32 Kbytes 32 Kbytes 40 to +85°C R5F5110JADFK R5F5110JADFK#30 PLQP0064KA-A 16 Kbytes 8 Kbytes 40 to +85°C R5F5110JADFK R5F5110JADFK#30 PLQP0064KA-A 16 Kbytes 8 Kbytes 8 Kbytes		R5F51103ADFK	R5F51103ADFK#30	PLQP0064GA-A	•			
R5F51103ADNE R5F51103ADL#U0 PWQN0048KB-A 32MHz -40 to +85°C R5F51103ADLM R5F51103ADNF#U0 PWQN0040KC-A 10 Kbytes 32MHz -40 to +85°C R5F51101ADFM R5F51101ADFM#30 PLQP0064KB-A 10 Kbytes 10 Kbytes -40 to +85°C R5F51101ADFK R5F51101ADFK#30 PLQP0064KA-A 32 kbytes -40 to +85°C R5F51101ADF R5F51101ADFH#00 PWLG0064KA-A 32 kbytes -40 to +85°C R5F51101ADFL R5F51101ADFH#00 PWQN0048KB-A 32 kbytes -40 to +85°C R5F51101ADFL R5F51101ADNE#U0 PWQN0048KB-A 32 kbytes -40 to +85°C R5F51101ADFL R5F51101ADNF#U0 PWQN0048KB-A -40 to +85°C -40 to +85°C R5F51101ADFL R5F51101ADNF#U0 PWQN0048KB-A -40 to +85°C -40 to +85°C R5F5110JADFK R5F5110JADFK#30 PLQP0064KB-A -40 to +85°C -40 to +85°C R5F5110JADFK R5F5110JADFK#30 PLQP0064KB-A -40 to +85°C -40 to +85°C R5F5110JADFK R5F5110JADFK#30 PLQP0064KB-A -40 to +85°C <td></td> <td>R5F51103ADLF</td> <td>R5F51103ADLF#U0</td> <td>PWLG0064KA-A</td> <td></td> <td rowspan="4"></td> <td rowspan="7"></td> <td rowspan="3"></td>		R5F51103ADLF	R5F51103ADLF#U0	PWLG0064KA-A				
R5F51103ADLM R5F51103ADLM#U0 PWLG0036KA-A R5F51103ADNF R5F51103ADNF#U0 PWQN0040KC-A 10 Kbytes R5F51101ADFM R5F51101ADFM#30 PLQP0064KB-A 10 Kbytes R5F51101ADFK R5F51101ADF#U0 PWLG0036KA-A 32 Kbytes R5F51101ADFL R5F51101ADF#U0 PWLG0064KA-A 32 Kbytes R5F51101ADFL R5F51101ADF#U0 PWQN0040KC-A 40 to +85°C R5F51101ADFL R5F51101ADF#U0 PWQN0048KB-A 32 Kbytes R5F51101ADNE R5F51101ADNE#U0 PWQN0040KC-A 40 to +85°C R5F51101ADFL R5F51101ADN#U0 PWQN0040KC-A 40 to +85°C R5F5110JADFK R5F5110JADF#30 PLQP0064KB-A 40 to +85°C R5F5110JADFK R5F5110JADF#30 PLQP0064KB-A 40 to +85°C R5F5110JADFK R5F5110JADF#30 PLQP0064KB-A 40 to +85°C R5F5110JADFL R5F5110JADF#30 PLQP0064KB-A 40 to +85°C R5F5110JADFL R5F5110JADF#30 PLQP0048KB-A 40 to +85°C R5F5110JADL R5F5110JADF#400 PWQN0040KC-A 8 Kbytes R5F5110JADL R5F5110JADLM#U0 PWQN0040KC-A<		R5F51103ADFL	R5F51103ADFL#30	PLQP0048KB-A	64 Kbytes			
R5F51103ADNF R5F51103ADNF#U0 PWQN0040KC-A 10 Kbytes 32MHz -40 to +85°C R5F51101ADFM R5F51101ADFM#30 PLQP0064KB-A 10 Kbytes 10 Kbytes -40 to +85°C R5F51101ADFK R5F51101ADFK#30 PLQP0064KB-A 32 Kbytes -40 to +85°C -40 to +85°C R5F51101ADLF R5F51101ADLF#30 PLQP0064KB-A 32 Kbytes -40 to +85°C -40 to +85°C R5F51101ADLF R5F51101ADLF#30 PLQP0064KB-A 32 Kbytes -40 to +85°C -40 to +85°C R5F51101ADLF R5F51101ADFL#30 PLQP0048KB-A 32 Kbytes -40 to +85°C -40 to +85°C R5F51101ADLF R5F51101ADNE#U0 PWQN0048KB-A 32 Kbytes -40 to +85°C -40 to +85°C R5F51101ADLF R5F51101ADNE#U0 PWQN0048KB-A -40 to +85°C -40 to +85°C -40 to +85°C R5F5110JADFK R5F5110JADFM#30 PLQP0048KB-A -40 to +85°C -40 to +85°C -40 to +85°C R5F5110JADFK R5F5110JADFH#30 PLQP0064KB-A 16 Kbytes -40 to +85°C -40 to +85°C R5F5110JADLF R5F5110JADLF#30 PLQP0048KB-A 16 Kbytes 8 Kbytes -40 to +85°C<		R5F51103ADNE	R5F51103ADNE#U0	PWQN0048KB-A	•			
R5F51101ADFM R5F51101ADFM#30 PLQP0064KB-A 10 Kbytes R5F51101ADFK R5F51101ADFK#30 PLQP0064GA-A 70 Kbytes R5F51101ADFK R5F51101ADFK#30 PLQP0064GA-A 70 Kbytes R5F51101ADFL R5F51101ADFL#U0 PWLG0064KA-A 70 Kbytes R5F51101ADFL R5F51101ADFL#30 PLQP0048KB-A 70 Kbytes R5F51101ADNE R5F51101ADNE#U0 PWQN0048KB-A 70 Kbytes R5F51101ADNF R5F51101ADLF#U0 PWQN0040KC-A 70 Kbytes R5F5110JADFM R5F5110JADFM#30 PLQP0064KB-A 70 Kbytes R5F5110JADFM R5F5110JADFM#30 PLQP0064KB-A 70 Kbytes R5F5110JADFK R5F5110JADFK#30 PLQP0064KB-A 70 Kbytes R5F5110JADLF R5F5110JADLF#U0 PWLG0064KA-A 70 Kbytes R5F5110JADLF R5F5110JADLF#30 PLQP0048KB-A 16 Kbytes R5F5110JADL R5F5110JADLF#U0 PWQN0040KC-A 8 Kbytes R5F5110JADL R5F5110JADLF#U0 PWQN0040KC-A 8 Kbytes R5F5110JADL R5F5110JADLM#U0 PWQN0040KC-A 8 Kbytes		R5F51103ADLM	R5F51103ADLM#U0	PWLG0036KA-A	•			
R5F51101ADFM R5F51101ADFM#30 PLQP0064KB-A R5F51101ADFK R5F51101ADFK#30 PLQP0064GA-A R5F51101ADLF R5F51101ADLF#U0 PWLG0064KA-A R5F51101ADFL R5F51101ADFL#30 PLQP0048KB-A R5F51101ADFL R5F51101ADNE#U0 PWQN0048KB-A R5F51101ADLM R5F51101ADL#U0 PWQN0048KB-A R5F51101ADFM R5F51101ADN#U0 PWQN0040KC-A R5F5110JADFK R5F5110JADF#30 PLQP0064KB-A R5F5110JADFM R5F5110JADF#30 PLQP0064KB-A R5F5110JADFK R5F5110JADF##30 PLQP0064KB-A R5F5110JADFK R5F5110JADF#30 PLQP0064KA-A R5F5110JADFL R5F5110JADLF#U0 PWLG0064KA-A R5F5110JADFL R5F5110JADLF#U0 PWLG0064KA-A R5F5110JADFL R5F5110JADLF#U0 PWUR00048KB-A R5F5110JADNE R5F5110JADNE#U0 PWQN0048KB-A R5F5110JADLF R5F5110JADNE#U0 PWQN0048KB-A R5F5110JADLM R5F5110JADNF#U0 PWQN0040KC-A R5F5110JADLM R5F5110JADNF#U0 PWQN0040KC-A R5F5110JADLM R5F5110JADNF#U0 PWQ00040KC-A R5F51		R5F51103ADNF	R5F51103ADNF#U0	PWQN0040KC-A	•	10 Khutaa		-40 to +85°C
R5F51101ADLFR5F51101ADLF#U0PWLG0064KA-A32 KbytesR5F51101ADFLR5F51101ADFL#30PLQP0048KB-A32 KbytesR5F51101ADNER5F51101ADNE#U0PWQN0048KB-A44R5F51101ADLMR5F51101ADLM#U0PWLG0036KA-A44R5F51101ADNFR5F51101ADNF#U0PWQN0040KC-A44R5F5110JADFMR5F5110JADFM#30PLQP0064KB-A44R5F5110JADFKR5F5110JADFK#30PLQP0064GA-A45R5F5110JADFLR5F5110JADFK#30PLQP0048KB-A46R5F5110JADFLR5F5110JADFL#30PLQP0048KB-A46R5F5110JADFLR5F5110JADFL#30PLQP0048KB-A8R5F5110JADFLR5F5110JADFL#30PLQP0048KB-A8R5F5110JADFLR5F5110JADFL#30PLQP0048KB-A8R5F5110JADFLR5F5110JADFL#30PLQP0048KB-A8R5F5110JADFLR5F5110JADNF#U0PWUG0036KA-A8R5F5110JADLMR5F5110JADNF#U0PWUG0036KA-A8R5F5110JADLMR5F5110JADNF#U0PWUG0036KA-A8R5F5110JADLMR5F5110JADNF#U0PWUG0036KA-A8R5F5110JADLMR5F5110JADNF#U0PWUG0036KA-A8R5F5110HADLMR5F5110HADLM#U0PWUG0036KA-A8		R5F51101ADFM	R5F51101ADFM#30	PLQP0064KB-A		- TO KDytes		
R5F51101ADFLR5F51101ADFL#30PLQP0048KB-A32 KbytesR5F51101ADNER5F51101ADNE#U0PWQN0048KB-A4R5F51101ADLMR5F51101ADLM#U0PWLG0036KA-A4R5F51101ADNFR5F51101ADNF#U0PWQN0040KC-AR5F5110JADFMR5F5110JADFM#30PLQP0064KB-AR5F5110JADFKR5F5110JADFK#30PLQP0064GA-AR5F5110JADFKR5F5110JADFK#30PLQP0064KA-AR5F5110JADFLR5F5110JADFL#J00PWLG0064KA-AR5F5110JADFLR5F5110JADFL#30PLQP0048KB-AR5F5110JADFLR5F5110JADFL#30PLQP0048KB-AR5F5110JADFLR5F5110JADLF#U0PWQN0048KB-AR5F5110JADLFR5F5110JADLF#U0PWQN0048KB-AR5F5110JADLFR5F5110JADLF#U0PWQN0048KB-AR5F5110JADLMR5F5110JADLF#U0PWQN0040KC-AR5F5110JADLMR5F5110JADNF#U0PWQN0040KC-AR5F5110JADLMR5F5110JADNF#U0PWQN0040KC-AR5F5110JADLMR5F5110JADNF#U0PWLG0036KA-AR5F5110JADLMR5F5110JADNF#U0PWLG0036KA-AR5F5110JADLMR5F5110JADNF#U0PWLG0036KA-A		R5F51101ADFK	R5F51101ADFK#30	PLQP0064GA-A	•			
R5F51101ADNER5F51101ADNE#U0PWQN0048KB-AR5F51101ADLMR5F51101ADLM#U0PWLG0036KA-AR5F51101ADNFR5F51101ADNF#U0PWQN0040KC-AR5F5110JADFMR5F5110JADFM#30PLQP0064KB-AR5F5110JADFKR5F5110JADFK#30PLQP0064GA-AR5F5110JADLFR5F5110JADLF#U0PWLG0064KA-AR5F5110JADFLR5F5110JADFL#30PLQP0048KB-AR5F5110JADFLR5F5110JADFL#30PLQP0048KB-AR5F5110JADNER5F5110JADNE#U0PWQN0048KB-AR5F5110JADNER5F5110JADLF#U0PWQN0048KB-AR5F5110JADNFR5F5110JADLM#U0PWLG0036KA-AR5F5110JADNFR5F5110JADNF#U0PWLG0036KA-AR5F5110JADNFR5F5110JADNF#U0PWLG0036KA-A		R5F51101ADLF	R5F51101ADLF#U0	PWLG0064KA-A	•			
R5F51101ADLMR5F51101ADLM#U0PWLG0036KA-AR5F51101ADNFR5F51101ADNF#U0PWQN0040KC-AR5F5110JADFMR5F5110JADFM#30PLQP0064KB-AR5F5110JADFKR5F5110JADFK#30PLQP0064GA-AR5F5110JADLFR5F5110JADLF#U0PWLG0064KA-AR5F5110JADFLR5F5110JADLF#U0PWLG0064KB-AR5F5110JADFLR5F5110JADLF#U0PWLG0064KA-AR5F5110JADLFR5F5110JADLF#U0PWQN0048KB-AR5F5110JADNER5F5110JADNE#U0PWQN0048KB-AR5F5110JADLMR5F5110JADLM#U0PWLG0036KA-AR5F5110JADNFR5F5110JADNF#U0PWLG0036KA-AR5F5110HADLMR5F5110HADLM#U0PWLG0036KA-AR5F5110HADLMR5F5110HADLM#U0PWLG0036KA-A		R5F51101ADFL	R5F51101ADFL#30	PLQP0048KB-A	32 Kbytes			
R5F51101ADNFR5F51101ADNF#U0PWQN0040KC-AR5F5110JADFMR5F5110JADFM#30PLQP0064KB-AR5F5110JADFKR5F5110JADFK#30PLQP0064GA-AR5F5110JADLFR5F5110JADLF#U0PWLG0064KA-AR5F5110JADFLR5F5110JADFL#30PLQP0048KB-AR5F5110JADNER5F5110JADNE#U0PWQN0048KB-AR5F5110JADLMR5F5110JADLM#U0PWLG0036KA-AR5F5110JADNFR5F5110JADNF#U0PWQN0040KC-AR5F5110JADNFR5F5110JADNF#U0PWLG0036KA-AR5F5110HADLMR5F5110HADLM#U0PWLG0036KA-AR5F5110HADLMR5F5110HADLM#U0PWLG0036KA-A		R5F51101ADNE	R5F51101ADNE#U0	PWQN0048KB-A	•			
R5F5110JADFMR5F5110JADFM#30PLQP0064KB-AR5F5110JADFKR5F5110JADFK#30PLQP0064GA-AR5F5110JADLFR5F5110JADLF#U0PWLG0064KA-AR5F5110JADFLR5F5110JADFL#30PLQP0048KB-AR5F5110JADNER5F5110JADNE#U0PWQN0048KB-AR5F5110JADLMR5F5110JADLM#U0PWLG0036KA-AR5F5110JADNFR5F5110JADNF#U0PWQN0040KC-AR5F5110HADLMR5F5110HADLM#U0PWLG0036KA-AR5F5110HADLMR5F5110HADLM#U0PWLG0036KA-A		R5F51101ADLM	R5F51101ADLM#U0	PWLG0036KA-A	•			
R5F5110JADFKR5F5110JADFK#30PLQP0064GA-AR5F5110JADLFR5F5110JADLF#U0PWLG0064KA-AR5F5110JADFLR5F5110JADFL#30PLQP0048KB-A16 KbytesR5F5110JADNER5F5110JADNE#U0PWQN0048KB-A8 KbytesR5F5110JADLMR5F5110JADLM#U0PWLG0036KA-A8 KbytesR5F5110JADNFR5F5110JADNF#U0PWLG0036KA-A8 Kbytes		R5F51101ADNF	R5F51101ADNF#U0	PWQN0040KC-A				
R5F5110JADLFR5F5110JADLF#U0PWLG0064KA-AR5F5110JADFLR5F5110JADFL#30PLQP0048KB-A16 KbytesR5F5110JADNER5F5110JADNE#U0PWQN0048KB-A8 KbytesR5F5110JADLMR5F5110JADLM#U0PWLG0036KA-A8 KbytesR5F5110JADNFR5F5110JADNF#U0PWLG0036KA-A8 Kbytes		R5F5110JADFM	R5F5110JADFM#30	PLQP0064KB-A			-	
R5F5110JADFLR5F5110JADFL#30PLQP0048KB-A16 KbytesR5F5110JADNER5F5110JADNE#U0PWQN0048KB-A8 KbytesR5F5110JADLMR5F5110JADLM#U0PWLG0036KA-A8 KbytesR5F5110JADNFR5F5110JADNF#U0PWLG0036KA-AR5F5110HADLMR5F5110HADLM#U0PWLG0036KA-A		R5F5110JADFK	R5F5110JADFK#30	PLQP0064GA-A				
R5F5110JADNER5F5110JADNE#U0PWQN0048KB-A8 KbytesR5F5110JADLMR5F5110JADLM#U0PWLG0036KA-A8 KbytesR5F5110JADNFR5F5110JADNF#U0PWLG0036KA-A8 Kbytes		R5F5110JADLF	R5F5110JADLF#U0	PWLG0064KA-A				
R5F5110JADLMR5F5110JADLM#U0PWLG0036KA-AR5F5110JADNFR5F5110JADNF#U0PWQN0040KC-AR5F5110HADLMR5F5110HADLM#U0PWLG0036KA-A8 Kbytes		R5F5110JADFL	R5F5110JADFL#30	PLQP0048KB-A	16 Kbytes	8 Kbytes		
R5F5110JADNF R5F5110JADNF#U0 PWQN0040KC-A R5F5110HADLM R5F5110HADLM#U0 PWLG0036KA-A 8 Kbytes		R5F5110JADNE	R5F5110JADNE#U0	PWQN0048KB-A	-			
R5F5110HADLM R5F5110HADLM#U0 PWLG0036KA-A 8 Kbytes		R5F5110JADLM	R5F5110JADLM#U0	PWLG0036KA-A	-			
8 Kbytes		R5F5110JADNF	R5F5110JADNF#U0	PWQN0040KC-A	-			
PSES110HADNE PSES110HADNE#10 PWON0040KCA 0 NDytes		R5F5110HADLM	R5F5110HADLM#U0		9 Khytoo			
		R5F5110HADNF	R5F5110HADNF#U0	PWQN0040KC-A	o nuytes			

Note: Orderable part numbers are current as of when this manual was published. Please make sure to refer to the relevant product page on the Renesas website for the latest part numbers.









How to Read the Product Part No., Memory Capacity, and Package Type





RENESAS







2.1 General-Purpose Registers (R0 to R15)

This CPU has 16 general-purpose registers (R0 to R15). R0 to R15 can be used as data registers or address registers. R0, a general-purpose register, also functions as the stack pointer (SP). The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

2.2 Control Registers

(1) Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)

The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

Set the ISP or USP to a multiple of 4, as this reduces the numbers of cycles required to execute interrupt sequences and instructions entailing stack manipulation.

(2) Interrupt Table Register (INTB)

The interrupt table register (INTB) specifies the address where the relocatable vector table starts.

(3) Program Counter (PC)

The program counter (PC) indicates the address of the instruction being executed.

(4) Processor Status Word (PSW)

The processor status word (PSW) indicates the results of instruction execution or the state of the CPU.

(5) Backup PC (BPC)

The backup PC (BPC) is provided to speed up response to interrupts. After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC register.

(6) Backup PSW (BPSW)

The backup PSW (BPSW) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

(7) Fast Interrupt Vector Register (FINTV)

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts. The FINTV register specifies a branch destination address when a fast interrupt has been generated.

2.3 Register Associated with DSP Instructions

(1) Accumulator (ACC)

The accumulator (ACC) is a 64-bit register used for DSP instructions. The accumulator is also used for the multiply and multiply-and-accumulate instructions; EMUL, EMULU, MUL, and RMPA, in which case the prior value in the accumulator is modified by execution of the instruction.

Use the MVTACHI and MVTACLO instructions for writing to the accumulator. The MVTACHI and MVTACLO instructions write data to the higher-order 32 bits (bits 63 to 32) and the lower-order 32 bits (bits 31 to 0), respectively. Use the MVFACHI and MVFACMI instructions for reading data from the accumulator. The MVFACHI and MVFACMI instructions read data from the higher-order 32 bits (bits 63 to 32) and the middle 32 bits (bits 47 to 16), respectively.



• Longword-size I/O registers

MOV.L #SFR_ADDR, R1 MOV.L #SFR_DATA, [R1] CMP [R1].L, R1 ;; Next process

When executing an instruction after writing to multiple registers, only read the last I/O register written to and execute the instruction using that value; it is not necessary to execute the instruction using the values written to all the registers.

(3) Number of cycles necessary for accessing I/O registers

See Table 4.1 for details on the number of clock cycles necessary for accessing I/O registers. The number of access cycles to I/O registers is obtained by following equation.^{*1}

Number of access cycles to I/O registers = Number of bus cycles for internal main bus 1 + Number of divided clock synchronization cycles + Number of bus cycles for internal peripheral buses 1, 2, and 4 to 6

The number of bus cycles of internal peripheral buses 1, 2, and 4 to 6 differs according to the register to be accessed. When peripheral functions connected to internal peripheral buses 2, and 4 to 6 or registers for the external bus control unit (except for bus error related registers) are accessed, the number of divided clock synchronization cycles is added. The number of divided clock synchronization cycles differs depending on the frequency ratio between ICLK and PCLK (or FCLK) or bus access timing.

In the peripheral function unit, when the frequency ratio of ICLK is equal to or greater than that of PCLK (or FCLK), the sum of the number of bus cycles for internal main bus 1 and the number of the divided clock synchronization cycles will be one cycle of PCLK (or FCLK) at a maximum. Therefore, one PCLK (or FCLK) has been added to the number of access cycles shown in Table 4.1.

When the frequency ratio of ICLK is lower than that of PCLK (or FCLK), the subsequent bus access is started from the ICLK cycle following the completion of the access to the peripheral functions. Therefore, the access cycles are described on an ICLK basis.

Note 1. This applies to the number of cycles when the access from the CPU does not conflict with the bus access from the different bus master (DTC).

(4) Notes on sleep mode and mode transitions

During sleep mode or mode transitions, do not write to the system control related registers (indicated by 'SYSTEM' in the Module Symbol column in Table 4.1, List of I/O Registers (Address Order)).



5.2 **DC** Characteristics

Table 5.3DC Characteristics (1)Conditions: $2.7 \text{ V} \le \text{VCC} \le 3.6 \text{ V}, 2.7 \text{ V} \le \text{AVCC0} \le 3.6 \text{ V}, \text{VSS} = \text{AVSS0} = 0 \text{ V}, \text{ T}_a = -40 \text{ to } +105^{\circ}\text{C}$

	Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Schmitt trigger input voltage	RIIC input pin (except for SMBus, 5 V tolerant)	V _{IH}	VCC × 0.7	—	5.8	V	
	Ports P16, P17, port PA6, port PB0 (5 V tolerant)		VCC × 0.8	—	5.8		
	Ports P03, P05, ports P14, P15, ports P26, P27, ports P30 to P32, P35, ports P54, P55, ports PA0, PA1, PA3, PA4, ports PB1, PB3, PB5 to PB7, ports PC0 to PC7, ports PE0 to PE7, ports PH0 to PH3, PH7, RES#		VCC × 0.8	_	VCC + 0.3		
	RIIC input pin (except for SMBus)	V _{IL}	-0.3	_	VCC × 0.3		
	Other than RIIC input pin		-0.3	_	VCC × 0.2		
	RIIC input pin (except for SMBus)	ΔV _T	VCC × 0.05	—	_		
	Other than RIIC input pin		VCC × 0.1	_	_		
Input voltage	MD	V _{IH}	VCC × 0.9	_	VCC + 0.3	V	
(except for Schmitt trigger input pins)	XTAL (external clock input)		VCC × 0.8	—	VCC + 0.3		
	Ports P40 to P44, P46, ports PJ6, PJ7		AVCC0 × 0.7	—	AVCC0 + 0.3		
	RIIC input pin (SMBus)		2.1	_	VCC + 0.3		
	MD	V _{IL}	-0.3	—	VCC × 0.1		
	XTAL (external clock input)	1	-0.3	—	VCC × 0.2		
	Ports P40 to P44, P46, ports PJ6, PJ7		-0.3	—	AVCC0 × 0.3		
	RIIC input pin (SMBus)]	-0.3	_	0.8		



Table 5.4DC Characteristics (2)

Conditions: 1.8 V \leq VCC < 2.7 V, 1.8 V \leq AVCC0 < 2.7 V, VSS = AVSS0 = 0 V, T_a = -40 to +105°C

	Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Schmitt trigger input voltage	Ports P16, P17, port PA6, port PB0 (5 V tolerant)	V _{IH}	VCC × 0.8		5.8	V	
	Ports P03, P05, ports P14, P15, ports P26, P27, ports P30 to P32, P35, ports P54, P55, ports PA0, PA1, PA3, PA4, ports PB1, PB3, PB5 to PB7, ports PC0 to PC7, ports PE0 to PE7, ports PH0 to PH3, PH7, RES#		VCC × 0.8		VCC + 0.3		
	All pins		-0.3		VCC × 0.2		
	All pins	ΔV_T	VCC × 0.01	_	—		
Input voltage	MD	V _{IH}	VCC × 0.9	_	VCC + 0.3	V	
(except for Schmitt trigger input pins)	XTAL (external clock input)		VCC × 0.8	_	VCC + 0.3		
	Ports P40 to P44, P46, ports PJ6, PJ7		AVCC0 × 0.7		AVCC0 + 0.3		
	MD	V _{IL}	-0.3	_	VCC × 0.1		
	XTAL (external clock input)		-0.3	_	VCC × 0.2		
	Ports P40 to P44, P46, ports PJ6, PJ7]	-0.3		AVCC0 × 0.3		

Table 5.5DC Characteristics (3)

Conditions: $1.8 \text{ V} \le \text{VCC} \le 3.6 \text{ V}, 1.8 \text{ V} \le \text{AVCCO} \le 3.6 \text{ V}, \text{VSS} = \text{AVSSO} = 0 \text{ V}, \text{ T}_{a} = -40 \text{ to } +105^{\circ}\text{C}$

Item			Min.	Тур.	Max.	Unit	Test Conditions	
Input leakage current	RES#, MD, port P35, port PH7	I _{in}	_	—	1.0	μA	V _{in} = 0 V, VCC	
Three-state	Ports for 5 V tolerant	I _{TSI}		—	1.0	μA	V _{in} = 0 V, 5.8 V	
leakage current (off-state)	Pins other than above		_	—	1.0		V _{in} = 0 V, VCC	
Input capacitance	All input pins (except for port P16, port P35)	C _{in}	_	—	15	pF	$V_{in} = 0 \text{ mV},$ Frequency: 1 MHz, $T_a = 25^{\circ}\text{C}$	
	Port P16, port P35	1	_	—	30	1		

Table 5.6DC Characteristics (4)

Conditions: 1.8 V ≤ VCC ≤ 3.6 V, 1.8 V ≤ AVCC0 ≤ 3.6 V, VSS = AVSS0 = 0 V, $T_a = -40$ to +105°C

Item			Min.	Тур.	Max.	Unit	Test Conditions
Input pull-up resistor	All ports (except for port P35, port PH7)	R _U	10	20	100	kΩ	$V_{in} = 0 V$

Table 5.7 DC Characteristics (5) (2/2)

Conditions: 1.8 V \leq VCC \leq 3.6 V, 1.8 V \leq AVCC0 \leq 3.6 V, VSS = AVSS0 = 0 V, T_a = -40 to +105°C

	Item					Typ *4	Max	Unit	Test Conditions
Supply Low-speed		Normal	No peripheral operation*7	ICLK = 32.768 kHz	I _{CC}	3.9	—	μA	
current*1	current*1 operating mode operating mode mode		All peripheral operation: Normal* ^{8, *9}	ICLK = 32.768 kHz		10.4	_		
		All peripheral operation: Max.* ^{8, *9}	ICLK = 32.768 kHz		_	36			
		Sleep mode	No peripheral operation*7	ICLK = 32.768 kHz		2.1			
	Deep sleep		All peripheral operation: Normal* ⁸	ICLK = 32.768 kHz		5.6	—		
		· ·	No peripheral operation*7	ICLK = 32.768 kHz		1.7			
		mode	All peripheral operation: Normal* ⁸	ICLK = 32.768 kHz		3.9	—		

Note 1. Supply current values do not include output charge/discharge current from all pins. The values apply when internal pull-up MOSs are in the off state.

Note 2. Clock supply to the peripheral functions is stopped. The clock source is HOCO. FCLK and PCLK are set to divided by 64.

Note 3. Clocks are supplied to the peripheral functions. The clock source is HOCO. FCLK and PCLK are set to the same frequency as ICLK.

Note 4. Values when VCC = 3.3 V.

Note 5. Clock supply to the peripheral functions is stopped. The clock source is the main oscillation circuit when ICLK = 12 MHz and HOCO when ICLK = 8 or 1 MHz. FCLK and PCLK are set to divided by 64.

Note 6. Clocks are supplied to the peripheral functions. The clock source is the main oscillation circuit when ICLK = 12 MHz and HOCO when ICLK = 8 or 1 MHz. FCLK and PCLK are set to the same frequency as ICLK.

Note 7. Clock supply to the peripheral functions is stopped. The clock source is the sub-clock oscillator. FCLK and PCLK are set to divided by 64.

Note 8. Clocks are supplied to the peripheral functions. The clock source is the sub-clock oscillator. FCLK and PCLK are set to the same frequency as ICLK.

Note 9. Values when the MSTPCRA.MSTPA17 bit (12-bit A/D converter module stop bit) is set to "transition to the module stop state is made".




Figure 5.1 Voltage Dependency in High-Speed Operating Mode (Reference Data)



5.3 AC Characteristics

5.3.1 Clock Timing

Table 5.19 Operation Frequency Value (High-Speed Operating Mode)

Conditions: $1.8 \text{ V} \le \text{VCC} \le 3.6 \text{ V}, 1.8 \text{ V} \le \text{AVCC0} \le 3.6 \text{ V}, \text{VSS} = \text{AVSS0} = 0 \text{ V}, \text{ T}_a = -40 \text{ to } +105^{\circ}\text{C}$

Item				Unit		
				2.4 to 2.7 V	2.7 to 3.6 V	Offic
Maximum operating	System clock (ICLK)	f _{max}	8	16	32	MHz
frequency	FlashIF clock (FCLK)*1, *2		8	16	32	
	Peripheral module clock (PCLKB)		8	16	32	
	Peripheral module clock (PCLKD)*3		8	16	32	

Note 1. The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.
 Note 2. The frequency accuracy of FCLK should be ±3.5%. Confirm the frequency accuracy of the clock source.

Note 3. The lower-limit frequency of PCLKD is 4 MHz at 2.4 V or above and 1 MHz at below 2.4 V when the A/D converter is in use.

Table 5.20 Operation Frequency Value (Middle-Speed Operating Mode)

Conditions: $1.8 \text{ V} \le \text{VCC} \le 3.6 \text{ V}, 1.8 \text{ V} \le \text{AVCC0} \le 3.6 \text{ V}, \text{VSS} = \text{AVSS0} = 0 \text{ V}, \text{ T}_a = -40 \text{ to } +105^{\circ}\text{C}$

ltem				Unit		
		Symbol	1.8 to 2.4 V	2.4 to 2.7 V	2.7 to 3.6 V	Cim
Maximum operating	System clock (ICLK)	f _{max}	8	12	12	MHz
frequency	FlashIF clock (FCLK)*1, *2		8	12	12	
	Peripheral module clock (PCLKB)		8	12	12	
	Peripheral module clock (PCLKD)*3	-	8	12	12	

Note 1. The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of FCLK should be $\pm 3.5\%$.

Note 3. The lower-limit frequency of PCLKD is 4 MHz at 2.4 V or above and 1 MHz at below 2.4 V when the A/D converter is in use.

Table 5.21 Operation Frequency Value (Low-Speed Operating Mode)

Conditions: $1.8 \text{ V} \le \text{VCC} \le 3.6 \text{ V}, 1.8 \text{ V} \le \text{AVCC0} \le 3.6 \text{ V}, \text{VSS} = \text{AVSS0} = 0 \text{ V}, \text{T}_a = -40 \text{ to } +105^{\circ}\text{C}$

	Item			VCC			
	item	Symbol	1.8 to 2.4 V	2.4 to 2.7 V	2.7 to 3.6 V	Unit	
Maximum operating	System clock (ICLK) f _{max} 32.768					kHz	
frequency	FlashIF clock (FCLK)*1						
	Peripheral module clock (PCLKB)						
	Peripheral module clock (PCLKD)*2			32.768			

Note 1. Programming and erasing the flash memory is impossible.

Note 2. The A/D converter cannot be used.






Figure 5.19 IWDT-Dedicated Clock Oscillation Start Timing




Figure 5.20 Main Clock Oscillation Start Timing




Figure 5.21 LOCO Clock Oscillation Start Timing




Figure 5.22 HOCO Clock Oscillation Start Timing (After Reset is Canceled by Setting OFS1.HOCOEN Bit to 0)



Control Signal Timing 5.3.4

Table 5.29 **Control Signal Timing**

Conditions: $1.8 \text{ V} \le \text{VCC} \le 3.6 \text{ V}, 1.8 \text{ V} \le \text{AVCC0} \le 3.6 \text{ V}, \text{VSS} = \text{AVSS0} = 0 \text{ V}, \text{ T}_{a} = -40 \text{ to } +105^{\circ}\text{C}$

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions			
NMI pulse width	t _{NMIW}	200		—	ns	NMI digital filter disabled	t _{Pcyc} × 2 ≤ 200 ns		
		t _{Pcyc} × 2*1	—	—		(NMIFLTE.NFLTEN = 0)	t _{Pcyc} × 2 > 200 ns		
		200	—	—		NMI digital filter enabled	t _{NMICK} × 3 ≤ 200 ns		
		t _{NMICK} × 3.5* ²	_	_		(NMIFLTE.NFLTEN = 1)	t _{NMICK} × 3 > 200 ns		
IRQ pulse width	t _{IRQW}	200	_	_	ns	IRQ digital filter disabled	t _{Pcyc} × 2 ≤ 200 ns		
		t _{Pcyc} × 2*1	_	_		(IRQFLTE0.FLTENi = 0)	t _{Pcyc} × 2 > 200 ns		
		200		-		IRQ digital filter enabled	t _{IRQCK} × 3 ≤ 200 ns		
		t _{IRQCK} × 3.5* ³	_	—		(IRQFLTE0.FLTENi = 1)	t _{IRQCK} × 3 > 200 ns		

Note: 200 ns minimum in software standby mode.

Note 1. t_{Pcyc} indicates the cycle of PCLKB.

Note 2. t_{NMICK} indicates the cycle of the NMI digital filter sampling clock. Note 3. t_{IRQCK} indicates the cycle of the IRQi digital filter sampling clock (i = 0 to 7).




Figure 5.30 **NMI Interrupt Input Timing**







Figure 5.31 **IRQ Interrupt Input Timing**














Figure 5.36 SCI Input/Output Timing: Clock Synchronous Mode




Figure 5.37 A/D Converter External Trigger Input Timing




Figure 5.38 CLKOUT Output Timing





Figure 5.39 RSPI Clock Timing and Simple SPI Clock Timing








Figure 5.41 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKB Set to Divided by 2)




Figure 5.47 AVCC0 to AVREFH Voltage Range



Classification	Channel	Conditions	Remarks
High-precision channel	AN000 to AN004, AN006	AVCC0 = 1.8 to 3.6 V	Pins AN000 to AN004 and AN006 cannot be used as digital outputs when the A/D converter is in use.
Normal-precision channel	AN008 to AN015		
Internal reference voltage input channel	Internal reference voltage	AVCC0 = 2.0 to 3.6 V	
Temperature sensor input channel	Temperature sensor output	AVCC0 = 2.0 to 3.6 V	

Table 5.38 A/D Converter Channel Classification

Table 5.39 A/D Internal Reference Voltage Characteristics

Conditions: 2.0 V ≤ VCC ≤ 3.6 V, 2.0 V ≤ AVCC0 ≤ 3.6 V^{*1}, VSS = AVSS0 = VREFL0 = 0 V, T_a = -40 to +105°C

ltem	Min.	Тур.	Max.	Unit	Test Conditions
Internal reference voltage input channel* ²	1.36	1.43	1.50	V	

Note 1. The internal reference voltage cannot be selected for input channels when AVCC0 < 2.0 V.

Note 2. The A/D internal reference voltage indicates the voltage when the internal reference voltage is input to the A/D converter.



Appendix 1. Package Dimensions

Information on the latest version of the package dimensions or mountings has been displayed in "Packages" on Renesas Electronics Corporation website.




Figure A 64-Pin LFQFP (PLQP0064KB-A)



1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits software or information 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product. 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics. 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or

- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applicables on use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information.

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 **Renesas Electronics Europe Limited** Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tei: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Non-case Lectronics nong roug Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +56-5613-0200, Fax: +65-6213-0300 t 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207. Block B. Menara Amcorp. Amco Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

Notice