



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, PWM, WDT
Number of I/O	51
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l475rct7

STM32L475xx Contents

	3.17	•	e reference buffer (VREFBUF)	
	3.18	Compa	arators (COMP)	. 38
	3.19	Operat	ional amplifier (OPAMP)	. 39
	3.20	Touch	sensing controller (TSC)	. 39
	3.21	Digital	filter for Sigma-Delta Modulators (DFSDM)	. 40
	3.22	Randor	m number generator (RNG)	. 41
	3.23	Timers	and watchdogs	. 41
		3.23.1	Advanced-control timer (TIM1, TIM8)	42
		3.23.2	General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17)	42
		3.23.3	Basic timers (TIM6 and TIM7)	43
		3.23.4	Low-power timer (LPTIM1 and LPTIM2)	43
		3.23.5	Independent watchdog (IWDG)	43
		3.23.6	System window watchdog (WWDG)	
		3.23.7	SysTick timer	
	3.24		me clock (RTC) and backup registers	
	3.25	Inter-in	tegrated circuit interface (I ² C)	. 45
	3.26	Univers	sal synchronous/asynchronous receiver transmitter (USART)	. 46
	3.27	Low-po	ower universal asynchronous receiver transmitter (LPUART)	. 47
	3.28	Serial p	peripheral interface (SPI)	. 48
	3.29	Serial a	audio interfaces (SAI)	. 48
	3.30	Single	wire protocol master interface (SWPMI)	. 49
	3.31	Control	ller area network (CAN)	. 49
	3.32	Secure	e digital input/output and MultiMediaCards Interface (SDMMC)	. 50
	3.33	Univers	sal serial bus on-the-go full-speed (OTG_FS)	. 50
	3.34	Flexible	e static memory controller (FSMC)	. 51
	3.35	Quad S	SPI memory interface (QUADSPI)	. 51
	3.36	Develo	pment support	. 53
		3.36.1	Serial wire JTAG debug port (SWJ-DP)	
		3.36.2	Embedded Trace Macrocell™	53
4	Pino	uts and	pin description	. 54
5	Mem	ory map	pping	. 75



Contents STM32L475xx

6	Elec	trical ch	naracteristics	80
	6.1	Param	eter conditions	80
		6.1.1	Minimum and maximum values	80
		6.1.2	Typical values	80
		6.1.3	Typical curves	80
		6.1.4	Loading capacitor	80
		6.1.5	Pin input voltage	80
		6.1.6	Power supply scheme	81
		6.1.7	Current consumption measurement	82
	6.2	Absolu	ite maximum ratings	82
	6.3	Operat	ting conditions	84
		6.3.1	General operating conditions	84
		6.3.2	Operating conditions at power-up / power-down	85
		6.3.3	Embedded reset and power control block characteristics	85
		6.3.4	Embedded voltage reference	87
		6.3.5	Supply current characteristics	89
		6.3.6	Wakeup time from low-power modes and voltage scaling transition times	108
		6.3.7	External clock source characteristics	110
		6.3.8	Internal clock source characteristics	115
		6.3.9	PLL characteristics	120
		6.3.10	Flash memory characteristics	122
		6.3.11	EMC characteristics	123
		6.3.12	Electrical sensitivity characteristics	124
		6.3.13	I/O current injection characteristics	125
		6.3.14	I/O port characteristics	126
		6.3.15	NRST pin characteristics	132
		6.3.16	Analog switches booster	133
		6.3.17	Analog-to-Digital converter characteristics	134
		6.3.18	Digital-to-Analog converter characteristics	147
		6.3.19	Voltage reference buffer characteristics	151
		6.3.20	Comparator characteristics	153
		6.3.21	Operational amplifiers characteristics	154
		6.3.22	Temperature sensor characteristics	157
		6.3.23	V _{BAT} monitoring characteristics	157
		6.3.24	DFSDM characteristics	158
		6.3.25	Timer characteristics	159



STM32L475xx Description

 For the LQFP100 package, only FMC Bank1 is available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select.



Functional overview STM32L475xx

3.9.3 Voltage regulator

Two embedded linear voltage regulators supply most of the digital circuitries: the main regulator (MR) and the low-power regulator (LPR).

- The MR is used in the Run and Sleep modes and in the Stop 0 mode.
- The LPR is used in Low-Power Run, Low-Power Sleep, Stop 1 and Stop 2 modes. It is also used to supply the 32 Kbyte SRAM2 in Standby with RAM2 retention.
- Both regulators are in power-down in Standby and Shutdown modes: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The ultralow-power STM32L475xx supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the Main Regulator that supplies the logic (VCORE) can be adjusted according to the system's maximum operating frequency.

There are two power consumption ranges:

- Range 1 with the CPU running at up to 80 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz. All peripheral clocks are also limited to 26 MHz.

The VCORE can be supplied by the low-power regulator, the main regulator being switched off. The system is then in Low-power run mode.

 Low-power run mode with the CPU running at up to 2 MHz. Peripherals with independent clock can be clocked by HSI16.

3.9.4 Low-power modes

The ultra-low-power STM32L475xx supports seven low-power modes to achieve the best compromise between low-power consumption, short startup time, available peripherals and available wakeup sources:

57

Functional overview STM32L475xx

3.23.1 Advanced-control timer (TIM1, TIM8)

The advanced-control timer can each be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIMx timers (described in Section 3.23.2) using the same architecture, so the advanced-control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

3.23.2 General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17)

There are up to seven synchronizable general-purpose timers embedded in the STM32L475xx (see *Table 10* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM2, TIM3, TIM4 and TIM5

They are full-featured general-purpose timers:

- TIM2 and TIM5 have a 32-bit auto-reload up/downcounter and 32-bit prescaler
- TIM3 and TIM4 have 16-bit auto-reload up/downcounter and 16-bit prescaler.

These timers feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

TIM15, 16 and 17

They are general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

577

Table 15. STM32L475xx pin definitions (continued)

_						oxx pin deminions (contine	
	in nber	Pin name		ıre		Pin fun	octions
LQFP64	LQFP100	(function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
ı	45	PE14	I/O	FT	-	TIM1_CH4, TIM1_BKIN2, TIM1_BKIN2_COMP2, SPI1_MISO, QUADSPI_BK1_IO2, FMC_D11, EVENTOUT	-
1	46	PE15	I/O	FT	-	TIM1_BKIN, TIM1_BKIN_COMP1, SPI1_MOSI, QUADSPI_BK1_IO3, FMC_D12, EVENTOUT	-
29	47	PB10	I/O	FT_f	-	TIM2_CH3, I2C2_SCL, SPI2_SCK, DFSDM_DATIN7, USART3_TX, LPUART1_RX, QUADSPI_CLK, COMP1_OUT, SAI1_SCK_A, EVENTOUT	-
30	48	PB11	I/O	FT_f	-	TIM2_CH4, I2C2_SDA, DFSDM_CKIN7, USART3_RX, LPUART1_TX, QUADSPI_NCS, COMP2_OUT, EVENTOUT	-
31	49	VSS	S	-	-	-	-
32	50	VDD	S	-	-	-	-
33	51	PB12	I/O	FT	-	TIM1_BKIN, TIM1_BKIN_COMP2, I2C2_SMBA, SPI2_NSS, DFSDM_DATIN1, USART3_CK, LPUART1_RTS_DE, TSC_G1_IO1, SWPMI1_IO, SAI2_FS_A, TIM15_BKIN, EVENTOUT	-
34	52	PB13	I/O	FT_f	-	TIM1_CH1N, I2C2_SCL, SPI2_SCK, DFSDM_CKIN1, USART3_CTS, LPUART1_CTS, TSC_G1_IO2, SWPMI1_TX, SAI2_SCK_A, TIM15_CH1N, EVENTOUT	-



Memory mapping STM32L475xx

Table 18. STM32L475xx memory map and peripheral register boundary addresses (continued) $^{(1)}$

Bus	Boundary address	Size (bytes)	Peripheral
	0x4000 9800 - 0x4000 FFFF	26 KB	Reserved
	0x4000 9400 - 0x4000 97FF	1 KB	LPTIM2
	0x4000 8C00 - 0x4000 93FF	2 KB	Reserved
	0x4000 8800 - 0x4000 8BFF	1 KB	SWPMI1
	0x4000 8400 - 0x4000 87FF	1 KB	Reserved
	0x4000 8000 - 0x4000 83FF	1 KB	LPUART1
	0x4000 7C00 - 0x4000 7FFF	1 KB	LPTIM1
	0x4000 7800 - 0x4000 7BFF	1 KB	OPAMP
	0x4000 7400 - 0x4000 77FF	1 KB	DAC
APB1	0x4000 7000 - 0x4000 73FF	1 KB	PWR
APBI	0x4000 6800 - 0x4000 6FFF	1 KB	Reserved
	0x4000 6400 - 0x4000 67FF	1 KB	CAN1
	0x4000 6000 - 0x4000 63FF	1 KB	Reserved
	0x4000 5C00- 0x4000 5FFF	1 KB	I2C3
	0x4000 5800 - 0x4000 5BFF	1 KB	I2C2
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 5000 - 0x4000 53FF	1 KB	UART5
	0x4000 4C00 - 0x4000 4FFF	1 KB	UART4
	0x4000 4800 - 0x4000 4BFF	1 KB	USART3
	0x4000 4400 - 0x4000 47FF	1 KB	USART2

- 1. All main power (V_{DD} , V_{DDA} , V_{DDUSB} , V_{BAT}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- V_{IN} maximum must always be respected. Refer to Table 20: Current characteristics for the maximum allowed injected current values.
- 3. This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.
- 4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
- 5. Include VREF- pin.

Table 20. Current characteristics

Symbol	Ratings	Max	Unit
Σ IV _{DD}	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	150	
ΣIV _{SS}	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	150	
IV _{DD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
IV _{SS(PIN)}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾	100	
	Output current sunk by any I/O and control pin except FT_f	20	
I _{IO(PIN)}	Output current sunk by any FT_f pin	20	
	Output current sourced by any I/O and control pin	20	mA
5 1	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	100	
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	100	
I _{INJ(PIN)} (3)	Injected current on FT_xxx, TT_xx, RST and B pins, except PA4, PA5	-5/+0 ⁽⁴⁾	
	Injected current on PA4, PA5	-5/0]
Σ I _{INJ(PIN)}	Total injected current (sum of all I/Os and control pins) ⁽⁵⁾	25]

- All main power (V_{DD}, V_{DDA}, V_{DDUSB}, V_{BAT}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supplies, in the permitted range.
- 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- Positive injection (when V_{IN} > V_{DDIOx}) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer also to *Table 19: Voltage characteristics* for the minimum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ∑|I_{INJ(PIN)}| is the absolute sum of the negative injected currents (instantaneous values).

Table 21. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C



Table 24. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit		
V	DVD throughold 0	Rising edge	2.41	2.46	2.51	V		
V_{PVD2}	PVD threshold 2	Falling edge	2.31	2.36	2.41	V		
V	DVD throubold 2	Rising edge	2.56	2.61	2.66	V		
V _{PVD3}	PVD threshold 3	Falling edge	2.47	2.52	2.57	V		
V	PVD threshold 4	Rising edge	2.69	2.74	2.79	V		
V _{PVD4}	F VD tillesiloid 4	Falling edge	2.59	2.64	2.69	V		
V	PVD threshold 5	Rising edge	2.85	2.91	2.96	V		
V _{PVD5}	F VD tillesiloid 5	Falling edge	2.75	2.81	2.86	V		
V	PVD threshold 6	Rising edge	2.92	2.98	3.04	V		
V _{PVD6}	F VD tillesiloid 0	Falling edge	2.84	2.90	2.96	V		
V _{hyst_BORH0}	Hysteresis voltage of BORH0	Hysteresis in continuous mode	-	20	-	mV		
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		Hysteresis in other mode	-	30	-			
V _{hyst_BOR_PVD}	Hysteresis voltage of BORH (except BORH0) and PVD	-	-	100	-	mV		
I _{DD} (BOR_PVD) ⁽²⁾	BOR ⁽³⁾ (except BOR0) and PVD consumption from V _{DD}	-	-	1.1	1.6	μΑ		
V _{PVM1}	V _{DDUSB} peripheral voltage monitoring	-	1.18	1.22	1.26	٧		
V	V _{DDA} peripheral voltage	Rising edge	1.61	1.65	1.69	٧		
V _{PVM3}	monitoring	Falling edge	1.6	1.64	1.68	V		
V	V _{DDA} peripheral voltage	Rising edge	1.78	1.82	1.86	V		
V_{PVM4}	monitoring	Falling edge	1.77	1.81	1.85	V		
V _{hyst_PVM3}	PVM3 hysteresis	-	-	10	-	mV		
V _{hyst_PVM4}	PVM4 hysteresis	-	-	10	-	mV		
I _{DD} (PVM1/PVM2)	PVM1 and PVM2 consumption from V _{DD}	-	-	0.2	-	μΑ		
I _{DD} (PVM3/PVM4) (2)	PVM3 and PVM4 consumption from V _{DD}	-	-	2	-	μΑ		

Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

86/193 DocID027692 Rev 2

^{2.} Guaranteed by design.

^{3.} BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply current characteristics tables.

Table 30. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable

			Conditio	ns	TYP		TYP												
Symbol	Parameter	-	Voltage scaling		25 °C	Unit	25 °C	Unit											
			HZ	Reduced code ⁽¹⁾	3.1		119												
			Range 2 _{LK} = 26 MHz	Coremark	2.9		111												
		f _{HCLK} = f _{HSE} up to	ange = 20	Dhrystone 2.1	2.8	mA	111	μΑ/MHz											
I (Pup)	0 1	Supply bypass mode pLL ON above 48 MHz all peripherals	Ra fHCLK :	Fibonacci	2.7		104	_											
	Supply current in Run mode			While(1)	2.6		100												
I _{DD} (Run)			Range 1 _{LK} = 80 MHz	Reduced code ⁽¹⁾	10.0		125												
				1 D	∑		Z	Z	∑	∑	∑	∑	∑	_ ∠ ∑	Z	_ E	Coremark	9.4	
		disable	ange = 8	Dhrystone 2.1	9.1	mA	114	μA/MHz											
			Ra fHCLK	Fibonacci	9.0		112												
			ξ	While(1)	9.3		116												
				Reduced code ⁽¹⁾	358		179												
	Supply	f -f -0.MI	-	Coremark	392		196	1											
I _{DD} (LPRun)	current in Low-power	I IOLIX IVIOI		Dhrystone 2.1	390	μΑ	195	μΑ/MHz											
	run	p p		Fibonacci	385		192	ı											
				While(1)	385		192												

^{1.} Reduced code used for characterization results provided in *Table 26*, *Table 27*, *Table 28*.

Table 31. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1

			Conditio	ons	TYP		TYP														
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit													
			Hz	Reduced code ⁽¹⁾	2.9		111														
			Range 2 _{LK} = 26 MHz	Coremark	2.9		111														
		f _{HCLK} = f _{HSE} up to	ange = 20	Dhrystone 2.1	2.9	mA	111	μΑ/MHz													
		Supply bypass mode current in 48 MHz included, bypass mode PLL ON above -	Ranç f _{HCLK} =	Fibonacci	2.6		100														
I _{DD} (Run)	Supply current in Run mode		f,	While(1)	2.6		100														
IDD(IXuII)			Range 1 f _{HCLK} = 80 MHz	Reduced code ⁽¹⁾	10.2		127	i													
					_ ∑	_ <u>∠</u> ∑	_ ≥	_ Z	∑	_ Z	_ _ ∑	_ _ ∑	_	_ ∠ ∑	_	_ 5 _ ∑	Coremark	10.4		130	
				Dhrystone 2.1	10.3	mA	129	μΑ/MHz													
				Fibonacci	9.6		120														
			f	While(1)	9.3		116														
				Reduced code ⁽¹⁾	242		121														
	Supply	f -f -0.MI	ı_	Coremark	242		121														
I _{DD} (LPRun)	current in Low-power	f _{HCLK} = f _{MSI} = 2 MH all peripherals disa		Dhrystone 2.1	242	μΑ	121	μΑ/MHz													
	run	a poporaio aioa		Fibonacci	225		112														
				While(1)	242		121														

^{1.} Reduced code used for characterization results provided in *Table 26*, *Table 27*, *Table 28*.

94/193 DocID027692 Rev 2

Table 38. Current consun	ption in Shutdown m	node (continued)
--------------------------	---------------------	------------------

Symbol	Parameter	Conditions				TYP					MAX ⁽¹⁾			Unit
- Oymbor	i didilietei	-	V _{DD}	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Oint
			1.8 V	210	378	1299	3437	9357	-	-	-	-	-	
	Supply current	RTC clocked by LSE	2.4 V	303	499	1577	4056	10825	-	-	-	-	-	
	in Shutdown	bypassed at 32768 Hz	3 V	422	655	1925	4820	12569	-	-	-	-	-	
I _{DD} (Shutdown	mode (backup		3.6 V	584	888	2511	6158	15706	-	-	-	-	-	nA
with RTC)	registers	sters RTC clocked by LSE	1.8 V	329	499	1408	3460	-	-	-	-	-	-	IIA
	retained) RTC		2.4 V	431	634	1688	4064	-	-	-	-	-	-	
	enabled	mode	3 V	554	791	2025	4795	-	-	-	-	-	-	
			3.6 V	729	1040	2619	6129	-	-	-	-	-	-	
I _{DD} (wakeup from Shutdown)	Supply current during wakeup from Shutdown mode	Wakeup clock is MSI = 4 MHz. See ⁽³⁾ .	3 V	0.6	-	-	-	-	-	-	-	-	-	mA

^{1.} Guaranteed by characterization results, unless otherwise specified.



^{2.} Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

^{3.} Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in *Table 41: Low-power mode wakeup timings*.

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 15. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 47*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 47. LSE oscillator characteristics (f_{LSE} = 32.768 kHz)⁽¹⁾

Symbol Parameter Conditions⁽²⁾ Min Typ Max Unit

LSEDRV[1:0] = 00
Low drive capability

LSEDRV[1:0] = 01
Medium low drive capability

- 315
-

		LSEDRV[1:0] = 00 Low drive capability	-	250	-	μA/V	
	LSE ourrent consumption	LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	nΛ	
IDD(LSE)	LSE current consumption	LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	IIA	
		LSEDRV[1:0] = 11 High drive capability	-	630	-		
		LSEDRV[1:0] = 00 Low drive capability	-	-	0.5		
I _{DD(LSE)}	Maximum critical crystal	LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	۸././	
Giricritmax	gm	LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	μΑνν	
		LSEDRV[1:0] = 11 High drive capability			2.7		
t _{SU(LSE)} (3)	Startup time	V _{DD} is stabilized	-	2	-	S	

6.3.10 Flash memory characteristics

Table 52. Flash memory characteristics⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit	
t _{prog}	64-bit programming time	-	81.69	90.76	μs	
4	one row (32 double	normal programming	2.61	2.90		
t _{prog_row}	word) programming time	fast programming	1.91	2.12		
+	one page (2 Kbyte)	normal programming	20.91	23.24	ms	
t _{prog_page}	programming time	fast programming	15.29	16.98		
t _{ERASE}	Page (2 KB) erase time	-	22.02	24.47		
+	one bank (512 Kbyte)	normal programming	5.35	5.95		
t _{prog_bank}	programming time	fast programming	3.91	4.35	S	
t _{ME}	Mass erase time (one or two banks)	-	22.13	24.59	ms	
	Average consumption	Write mode	3.4	-		
l	from V _{DD}	Erase mode	3.4	-	mA	
I _{DD}	Maximum current (neak)	Write mode	7 (for 2 µs)	-	1111/4	
	Maximum current (peak)	Erase mode	7 (for 41 µs)	-		

^{1.} Guaranteed by design.

Table 53. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	10	kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	
		1 kcycle ⁽²⁾ at T _A = 105 °C	15	
	Data retention	1 kcycle ⁽²⁾ at T _A = 125 °C	7	Years
t _{RET}	Data retention	10 kcycles ⁽²⁾ at T _A = 55 °C	30	rears
		10 kcycles ⁽²⁾ at T _A = 85 °C	15	
		10 kcycles ⁽²⁾ at T _A = 105 °C	10	

^{1.} Guaranteed by characterization results.

122/193 DocID027692 Rev 2

^{2.} Cycling performed over the whole temperature range.

Table 59. I/O static characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		$V_{IN} \le Max(V_{DDXXX})^{(4)}$	-	-	±100	
	FT_xx input leakage current ⁽³⁾	$\begin{aligned} &Max(V_{DDXXX}) \leq V_{IN} \leq \\ &Max(V_{DDXXX}) + 1 \; V^{(4)(5)} \end{aligned}$	-	-	650 ⁽³⁾⁽⁶⁾	nΛ
		$Max(V_{DDXXX})+1 V < VIN \le 5.5 V^{(3)(5)}$	-	-	200 ⁽⁶⁾	
		$V_{IN} \le Max(V_{DDXXX})^{(4)}$	-	-	±150	
I _{lkg}	FT_lu, FT_u and PC3 IO	$Max(V_{DDXXX}) \le V_{IN} \le Max(V_{DDXXX})+1 V^{(4)}$	-	-	2500 ⁽³⁾⁽⁷⁾	nA
		$Max(V_{DDXXX})+1 V < VIN \le 5.5 V^{(4)(5)(7)}$	-	-	250 ⁽⁷⁾	
	TT xx input leakage	$V_{IN} \le Max(V_{DDXXX})^{(6)}$	-	-	±150	
	current	$\max(V_{DDXXX}) \le V_{IN} < 3.6 V^{(6)}$	-	-	2000 ⁽³⁾	
R _{PU}	Weak pull-up equivalent resistor (8)	V _{IN} = V _{SS}	25	40	55	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁸⁾	$V_{IN} = V_{DDIOx}$	25	40	55	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

- 1. Refer to Figure 19: I/O input characteristics.
- 2. Tested in production.
- 3. Guaranteed by design.
- 4. Max(V_{DDXXX}) is the maximum value of all the I/O supplies. Refer to Table: Legend/Abbreviations used in the pinout table.
- 5. All TX_xx IO except FT_lu, FT_u and PC3.
- 6. This value represents the pad leakage of the IO itself. The total product pad leakage is provided by this formula: $I_{Total_Ileak_max} = 10 \ \mu A + [number of IOs where V_{IN} is applied on the pad] \times I_{lkg}(Max)$.
- 7. To sustain a voltage higher than $MIN(V_{DD}, V_{DDA}, V_{DDUSB}) + 0.3 V$, the internal Pull-up and Pull-Down resistors must be disabled.
- 8. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

Table 67. ADC accuracy - limited test conditions $2^{(1)(2)(3)}$

Sym- bol	Parameter	(Min	Тур	Max	Unit		
			Single	Fast channel (max speed)	-	4	6.5	
	Total		ended	Slow channel (max speed)	-	4	6.5	
ET	unadjusted error		Differential	Fast channel (max speed)	-	3.5	5.5	
			Differential	Slow channel (max speed)	-	3.5	5.5	
			Single	Fast channel (max speed)	-	1	4.5	
EO	Offset		ended	Slow channel (max speed)	-	1	5	
	error		Differential	Fast channel (max speed)	-	1.5	3	
			Dillerential	Slow channel (max speed)	-	1.5	3	
			Single	Fast channel (max speed)	-	2.5	6	
EG	Gain error		ended	Slow channel (max speed)	-	2.5	6	LSB
EG	Gain enoi		Differential	Fast channel (max speed)	-	2.5	3.5	LOD
		and the second representation of the second	Differential	Slow channel (max speed)	-	2.5	3.5	- - - -
	Differential linearity error		Single ended	Fast channel (max speed)	-	1	1.5	
ED				Slow channel (max speed)	-	1	1.5	
			Differential	Fast channel (max speed)	-	1	1.2	
				Slow channel (max speed)	-	1	1.2	
			Single ended	Fast channel (max speed)	-	1.5	3.5	
EL	Integral			Slow channel (max speed)	-	1.5	3.5	
	linearity error		Differential	Fast channel (max speed)	-	1	3	
				Slow channel (max speed)	-	1	2.5	
			Single	Fast channel (max speed)	10	10.5	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10	10.5	-	bits
LINOB	bits		Differential	Fast channel (max speed)	10.7	10.9	-	טונס
			Dillerential	Slow channel (max speed)	10.7	10.9	-	
	Cianal to		Single	Fast channel (max speed)	62	65	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	62	65	-	1
SINAD	distortion ratio		Differential	Fast channel (max speed)	66	67.4	-	
	Tallo		Dillerential	Slow channel (max speed)	66	67.4	-	40
			Single	Fast channel (max speed)	64	66	-	dB
SNR	Signal-to-		ended	Slow channel (max speed)	64	66	-	
SINK	noise ratio		D:#	Fast channel (max speed)	66.5	68	-	
			Differential	Slow channel (max speed)	66.5	68	-	

Table 67. ADC accuracy - limited test conditions $2^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter	C	Conditions ⁽⁴)	Min	Тур	Max	Unit
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-74	-65	
THD	Total harmonic	80 MHz,	ended	Slow channel (max speed)	-	74	-67	dB
וחט	distortion	Sampling rate ≤ 5.33 Msps,	Differential	Fast channel (max speed)	-	-79	-70	uБ
		2 V ≤ V _{DDA}	Dillerential	Slow channel (max speed)	-	-79	-71	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
 significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
 Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.



Table 69. ADC accuracy - limited test conditions $4^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter	Conditions ⁽⁴⁾				Тур	Max	Unit
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-71	-69	
THD	Total harmonic	26 MHz, 1.65 V ≤ V _{DDA} = VREF+ ≤	ended	Slow channel (max speed)	-	-71	-69	dB
טווו	distortion	distortion 3.6 V, Differential Fast channel (max sp	Fast channel (max speed)	-	-73	-72	uВ	
			Dilleterillar	Slow channel (max speed)	-	-73	-72	72

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
 significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
 Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when $V_{DDA} \ge 2.4$ V. No oversampling.



- 3. Refer to Table 59: I/O static characteristics.
- 4. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to RM0395 reference manual for more details.

Buffered/non-buffered DAC

Buffer (1)

12-bit digital to analog converter

DACX_OUT

CLOAD

ai17157d

Figure 24. 12-bit buffered / non-buffered DAC

The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly
without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the
DAC_CR register.

Table 71. DAC accuracy⁽¹⁾


Symbol	Parameter	Conditio	ns	Min	Тур	Max	Unit
DNL	Differential non	DAC output buffer ON		-	-	±2	
DINL	linearity (2)	DAC output buffer OFF		-	-	±2	
-	monotonicity	10 bits		ç	guaranteed	d	
INL	Integral non	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±4	LSB
INL	linearity ⁽³⁾	DAC output buffer OFF CL ≤ 50 pF, no RL			-	±4	
		DAC output buffer ON	V _{REF+} = 3.6 V	1	-	±12	. 00
Offset	Offset error at code 0x800 ⁽³⁾	CL ≤ 50 pF, RL ≥ 5 kΩ	V _{REF+} = 1.8 V	-	-	±25	LSB
		DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±8	
Offset1	Offset error at code 0x001 ⁽⁴⁾	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±5	
OffsetCal	Offset Error at code 0x800	DAC output buffer ON	V _{REF+} = 3.6 V	-	-	±5	
OlisetCal	after calibration	CL ≤ 50 pF, RL ≥ 5 kΩ	V _{REF+} = 1.8 V	-	-	±7	

Package information STM32L475xx

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

7.1 LQFP100 package information



1. Drawing is not to scale.

182/193




Figure 43. LQFP64 marking (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
samples to run qualification activity.

