



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                             |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                      |
| Core Processor             | Coldfire V1                                                                                                                                                 |
| Core Size                  | 32-Bit Single-Core                                                                                                                                          |
| Speed                      | 50MHz                                                                                                                                                       |
| Connectivity               | CANbus, I <sup>2</sup> C, SCI, SPI, USB OTG                                                                                                                 |
| Peripherals                | LVD, PWM, WDT                                                                                                                                               |
| Number of I/O              | 51                                                                                                                                                          |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                       |
| EEPROM Size                | -                                                                                                                                                           |
| RAM Size                   | 16K x 8                                                                                                                                                     |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                                 |
| Data Converters            | A/D 12x12b                                                                                                                                                  |
| Oscillator Type            | External                                                                                                                                                    |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                          |
| Mounting Type              | Surface Mount                                                                                                                                               |
| Package / Case             | 64-LQFP                                                                                                                                                     |
| Supplier Device Package    | 64-LQFP (10x10)                                                                                                                                             |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51jm128vlhr">https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51jm128vlhr</a> |

# Table of Contents

|      |                                                          |    |
|------|----------------------------------------------------------|----|
| 1    | MCF51JM128 Family Configurations                         | 3  |
| 1.1  | Device Comparison                                        | 3  |
| 1.2  | Block Diagram                                            | 4  |
| 1.3  | Features                                                 | 5  |
| 1.4  | Part Numbers                                             | 8  |
| 1.5  | Pinouts and Packaging                                    | 10 |
| 2    | Preliminary Electrical Characteristics                   | 15 |
| 2.1  | Parameter Classification                                 | 15 |
| 2.2  | Absolute Maximum Ratings                                 | 15 |
| 2.3  | Thermal Characteristics                                  | 16 |
| 2.4  | Electrostatic Discharge (ESD) Protection Characteristics | 17 |
| 2.5  | DC Characteristics                                       | 18 |
| 2.6  | Supply Current Characteristics                           | 21 |
| 2.7  | Analog Comparator (ACMP) Electricals                     | 23 |
| 2.8  | ADC Characteristics                                      | 23 |
| 2.9  | External Oscillator (XOSC) Characteristics               | 26 |
| 2.10 | MCG Specifications                                       | 27 |
| 2.11 | AC Characteristics                                       | 28 |
| 2.12 | SPI Characteristics                                      | 31 |
| 2.13 | Flash Specifications                                     | 34 |
| 2.14 | USB Electricals                                          | 34 |
| 2.15 | EMC Performance                                          | 35 |
| 3    | Mechanical Outline Drawings                              | 36 |
| 3.1  | 80-pin LQFP                                              | 36 |
| 3.2  | 64-pin LQFP                                              | 39 |
| 3.3  | 64-pin QFP                                               | 42 |
| 3.4  | 44-pin LQFP                                              | 45 |
| 4    | Revision History                                         | 48 |

## List of Figures

|            |                                                                            |    |
|------------|----------------------------------------------------------------------------|----|
| Figure 1.  | MCF51JM128 Block Diagram                                                   | 4  |
| Figure 2.  | 80-pin LQFP                                                                | 10 |
| Figure 3.  | 64-pin QFP and LQFP                                                        | 11 |
| Figure 4.  | 44-pin LQFP                                                                | 12 |
| Figure 5.  | Typical Low-side Drive (sink) characteristics – High Drive (PTxDSn = 1)    | 20 |
| Figure 6.  | Typical Low-side Drive (sink) characteristics – Low Drive (PTxDSn = 0)     | 20 |
| Figure 7.  | Typical High-side Drive (source) characteristics – High Drive (PTxDSn = 1) | 21 |
| Figure 8.  | Typical High-side Drive (source) characteristics – Low Drive (PTxDSn = 0)  | 21 |
| Figure 9.  | ADC Input Impedance Equivalency Diagram                                    | 24 |
| Figure 10. | Reset Timing                                                               | 29 |
| Figure 11. | IRQ/KBIPx Timing                                                           | 29 |
| Figure 12. | Timer External Clock                                                       | 29 |

|            |                              |    |
|------------|------------------------------|----|
| Figure 13. | Timer Input Capture Pulse    | 30 |
| Figure 14. | SPI Master Timing (CPHA = 0) | 32 |
| Figure 15. | SPI Master Timing (CPHA = 1) | 32 |
| Figure 16. | SPI Slave Timing (CPHA = 0)  | 33 |
| Figure 17. | SPI Slave Timing (CPHA = 1)  | 33 |
| Figure 18. | 80-pin LQFP Diagram - I      | 36 |
| Figure 19. | 80-pin LQFP Diagram - II     | 37 |
| Figure 20. | 80-pin LQFP Diagram - III    | 38 |
| Figure 21. | 64-pin LQFP Diagram - I      | 39 |
| Figure 22. | 64-pin LQFP Diagram - II     | 40 |
| Figure 23. | 64-pin LQFP Diagram - III    | 41 |
| Figure 24. | 64-pin QFP Diagram - I       | 42 |
| Figure 25. | 64-pin QFP Diagram - II      | 43 |
| Figure 26. | 64-pin QFP Diagram - III     | 44 |
| Figure 27. | 44-pin LQFP Diagram - I      | 45 |
| Figure 28. | 44-pin LQFP Diagram - II     | 46 |
| Figure 29. | 44-pin LQFP Diagram - III    | 47 |

## List of Tables

|           |                                                                                 |    |
|-----------|---------------------------------------------------------------------------------|----|
| Table 1.  | MCF51JM128 Series Device Comparison                                             | 3  |
| Table 2.  | MCF51JM128 Series Functional Units                                              | 5  |
| Table 3.  | Orderable Part Number Summary                                                   | 8  |
| Table 4.  | Pin Assignments by Package and Pin Sharing Priority                             | 12 |
| Table 5.  | Parameter Classifications                                                       | 15 |
| Table 6.  | Absolute Maximum Ratings                                                        | 16 |
| Table 7.  | Thermal Characteristics                                                         | 16 |
| Table 8.  | ESD and Latch-up Test Conditions                                                | 17 |
| Table 9.  | ESD and Latch-Up Protection Characteristics                                     | 18 |
| Table 10. | DC Characteristics                                                              | 18 |
| Table 11. | Supply Current Characteristics                                                  | 21 |
| Table 12. | Analog Comparator Electrical Specifications                                     | 23 |
| Table 13. | 5 Volt 12-bit ADC Operating Conditions                                          | 23 |
| Table 14. | 5 Volt 12-bit ADC Characteristics (VREFH = VDPA, VREFL = VSSA)                  | 24 |
| Table 15. | Oscillator Electrical Specifications (Temperature Range = –40 to 105°C Ambient) | 26 |
| Table 16. | MCG Frequency Specifications (Temperature Range = –40 to 125°C Ambient)         | 27 |
| Table 17. | Control Timing                                                                  | 28 |
| Table 18. | TPM Input Timing                                                                | 29 |
| Table 19. | MSCAN Wake-up Pulse Characteristics                                             | 30 |
| Table 20. | SPI Timing                                                                      | 31 |
| Table 21. | Flash Characteristics                                                           | 34 |
| Table 22. | Internal USB 3.3V Voltage Regulator Characteristics                             | 35 |
| Table 23. | Internal Revision History                                                       | 50 |
| Table 24. | Changes Between Revisions                                                       | 51 |

<sup>2</sup> Up to 16 pins on Ports A, H, and J are shared with the ColdFire Rapid GPIO module.

## 1.2 Block Diagram

Figure 1 shows the connections between the MCF51JM128 series pins and modules.




Figure 1. MCF51JM128 Block Diagram

### 1.3.1 Feature List

- 32-bit Version 1 ColdFire Central Processor Unit (CPU)
  - Up to 50.33 MHz at 2.7 V – 5.5 V
  - Performance (Dhrystone 2.1):
    - 0.94 Dhrystone 2.1 MIPS per MHz when running from internal RAM
    - 0.76 Dhrystone 2.1 MIPS per MHz when running from flash
  - Implements Instruction Set Revision C (ISA\_C)
  - Supports up to 30 peripheral interrupt requests and seven software interrupts
- On-chip memory
  - Up to 128 KB Flash memory with read/program/erase over full operating voltage and temperature range
  - Up to 16 KB static random access memory (RAM)
  - Security circuitry to prevent unauthorized access to RAM and flash contents
- Power-saving modes
  - Two low-power stop plus wait modes
  - Peripheral clock enable register can disable clocks to unused modules, thereby reducing currents; this behavior allows clocks to remain enabled to specific peripherals in Stop3 mode
  - Very lower power real-time counter for use in run, wait, and stop modes with internal and external clock sources
- Four Clock Source Options
  - Oscillator (XOSC) — Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
  - FLL/PLL controlled by internal or external reference
  - Trimmable internal reference allows 0.2% resolution and 2% deviation
- System protection features
  - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
  - Low-voltage detection with reset or interrupt; selectable trip points
  - Illegal opcode and illegal address detection with programmable reset or exception response
  - Flash block protection
- Debug support
  - Single-wire Background debug interface
  - 4 Program Counters plus two address (optional data) breakpoint registers with programmable 1- or 2-level trigger response
  - 64-entry processor status and debug data trace buffer with programmable start/stop conditions
- Universal Serial Bus (USB) On-The-Go dual-role controller
  - Full-speed USB device controller
    - Fully compliant with USB specification 1.1 and 2.0
    - 16 bidirectional endpoints, with double buffering to provide the maximum throughput
    - Supports control, bulk, interrupt, and isochronous endpoints
    - Supports bus-powered capability with low-power consumption
  - Full-speed / low-speed host controller
    - Host mode allows control, bulk, interrupt, and isochronous transfers
  - OTG protocol logic
  - On-chip USB transceiver
  - On-chip 3.3 V USB regulator and pull-up resistors save system cost

- Controller area network (MSCAN)
  - Implementation of the CAN protocol — Version 2.0A/B
  - Five receive buffers with FIFO storage scheme
  - Three transmit buffers with internal prioritization using a “local priority” concept
  - Flexible maskable identifier filter programmable as 2x32-bit, 4x16-bit, or 8x8-bit
  - Programmable wakeup functionality with integrated low-pass filter
  - Programmable loopback mode supports self-test operation
  - Programmable bus-off recovery functionality
  - Internal timer for time-stamping of received and transmitted messages
- Cryptographic acceleration unit (CAU)
  - Co-processor support of DES, 3DES, AES, MD5, and SHA-1
- Random number generator accelerator (RNGA)
  - 32-bit random number generator that complies with FIPS-140
- Analog-to-digital converter (ADC)
  - 12-channel, 12-bit resolution
  - Output formatted in 12-, 10-, or 8-bit right-justified format
  - Single or continuous conversion, and selectable asynchronous hardware conversion trigger
  - Operation in Stop3 mode
  - Automatic compare function
  - Internal temperature sensor
- Analog comparators (ACMP)
  - Selectable interrupt on rising edge, falling edge, or either rising or falling edges of comparator output
  - Option to compare to fixed internal bandgap reference voltage
  - Option to route output to TPM module
  - Operation in Stop3 mode
- Inter-integrated circuit (IIC)
  - Up to 100 kbps with maximum bus loading
  - Multi-master operation
  - Programmable slave address
  - Supports broadcast mode and 10-bit address extension
- Serial communications interfaces (SCI)
  - Two SCIs with full-duplex, non-return-to-zero (NRZ) format
  - LIN master extended break generation
  - LIN slave extended break detection
  - Programmable 8-bit or 9-bit character length
  - Wake up on active edge
- Serial peripheral interfaces (SPI)
  - Two serial peripheral interfaces with full-duplex or single-wire bidirectional
  - Double-buffered transmit and receive
  - Programmable transmit bit rate, phase, polarity, and Slave Select output
  - MSB-first or LSB-first shifting
- Timer/pulse width modulator (TPM)
  - 16-bit free-running or modulo up/down count operation
  - Up to eight channels, where each channel can be an input capture, output compare, or edge-aligned PWM
  - One interrupt per channel plus terminal count interrupt

# 1.5 Pinouts and Packaging

Figure 2 shows the pinout of the 80-pin LQFP.




Figure 2. 80-pin LQFP

Figure 3 shows the pinout of the 64-pin LQFP and QFP.




Figure 3. 64-pin QFP and LQFP

# MCF51JM128 Family Configurations

Figure 4 shows the pinout of the 44-pin LQFP.




Figure 4. 44-pin LQFP

Table 4 shows the package pin assignments.

Table 4. Pin Assignments by Package and Pin Sharing Priority

| Pin Number |    |    | <-- Lowest Priority --> Highest |         |            |
|------------|----|----|---------------------------------|---------|------------|
| 80         | 64 | 44 | Port Pin                        | Alt 1   | Alt 2      |
| 1          | 1  | 1  | PTC4                            |         | —          |
| 2          | 2  | 2  | —                               | IRQ     | TPMCLK     |
| 3          | 3  | 3  | —                               | RESET   | —          |
| 4          | 4  | 4  | PTF0                            | TPM1CH2 | —          |
| 5          | 5  | 5  | PTF1                            | TPM1CH3 | —          |
| 6          | 6  | —  | PTF2                            | TPM1CH4 | —          |
| 7          | 7  | —  | PTF3                            | TPM1CH5 | —          |
| 8          | 8  | 6  | PTF4                            | TPM2CH0 | BUSCLK_OUT |
| 9          | 9  | —  | PTC6                            | RXCAN   | —          |
| 10         | 10 | —  | PTF7                            | TXCAN   | —          |
| 11         | 11 | 7  | PTF5                            | TPM2CH1 | —          |
| 12         | 12 | —  | PTF6                            | —       | —          |
| 13         | 13 | 8  | PTE0                            | TXD1    | —          |
| 14         | 14 | 9  | PTE1                            | RXD1    | —          |
| 15         | 15 | 10 | PTE2                            | TPM1CH0 | —          |

## 2 Preliminary Electrical Characteristics

This section contains electrical specification tables and reference timing diagrams for the MCF51JM128 microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

### NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

### 2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 5. Parameter Classifications**

|          |                                                                                                                                                                                                                        |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>P</b> | Those parameters are guaranteed during production testing on each individual device.                                                                                                                                   |
| <b>C</b> | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.                                                                              |
| <b>T</b> | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| <b>D</b> | Those parameters are derived mainly from simulations.                                                                                                                                                                  |

### NOTE

The classification is shown in the column labeled C in the parameter tables where appropriate.

### 2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in [Table 6](#) may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance,  $V_{SS}$  or  $V_{DD}$ ).

**Table 6. Absolute Maximum Ratings**

| Rating                                                                                          | Symbol    | Value                   | Unit |
|-------------------------------------------------------------------------------------------------|-----------|-------------------------|------|
| Supply voltage                                                                                  | $V_{DD}$  | −0.3 to + 5.8           | V    |
| Input voltage                                                                                   | $V_{In}$  | − 0.3 to $V_{DD} + 0.3$ | V    |
| Instantaneous maximum current Single pin limit<br>(applies to all port pins) <sup>1, 2, 3</sup> | $I_D$     | ± 25                    | mA   |
| Maximum current into $V_{DD}$                                                                   | $I_{DD}$  | 120                     | mA   |
| Storage temperature                                                                             | $T_{stg}$ | −55 to +150             | °C   |
| Maximum junction temperature                                                                    | $T_J$     | 150                     | °C   |

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

<sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load shunt current is greater than maximum injection current. This is the greatest risk when the MCU is not consuming power. Examples: if no system clock is present or if the clock rate is low, which would reduce overall power consumption.

## 2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  is small.

**Table 7. Thermal Characteristics**

| Rating                                 | Symbol | Value       | Unit |
|----------------------------------------|--------|-------------|------|
| Operating temperature range (packaged) | $T_A$  | −40 to +105 | °C   |
| Thermal resistance <sup>1,2,3,4</sup>  |        |             |      |
| 80-pin LQFP                            |        |             |      |
|                                        | 1s     | 52          |      |
|                                        | 2s2p   | 40          |      |
| 64-pin LQFP                            |        |             |      |
|                                        | 1s     | 65          |      |
|                                        | 2s2p   | 47          |      |
| 64-pin QFP                             |        |             |      |
|                                        | 1s     | 54          |      |
|                                        | 2s2p   | 40          |      |
| 44-pin LQFP                            |        |             |      |
|                                        | 1s     | 69          |      |
|                                        | 2s2p   | 48          |      |

<sup>1</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Junction to Ambient Natural Convection

- <sup>3</sup> 1s - Single Layer Board, one signal layer  
<sup>4</sup> 2s2p - Four Layer Board, 2 signal and 2 power layers

The average chip-junction temperature ( $T_J$ ) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad \text{Eqn. 1}$$

where:

$T_A$  = Ambient temperature, °C  
 $\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W  
 $P_D = P_{int} + P_{I/O}$   
 $P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power  
 $P_{I/O}$  = Power dissipation on input and output pins — user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273^\circ\text{C}) \quad \text{Eqn. 2}$$

Solving equations 1 and 2 for K gives:

$$K = P_D \times (T_A + 273^\circ\text{C}) + \theta_{JA} \times (P_D)^2 \quad \text{Eqn. 3}$$

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations 1 and 2 iteratively for any value of  $T_A$ .

## 2.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (<http://www.aecouncil.com/>) This device was qualified to AEC-Q100 Rev E.


A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Table 8. ESD and Latch-up Test Conditions**

| Model      | Description                 | Symbol | Value | Unit |
|------------|-----------------------------|--------|-------|------|
| Human Body | Series Resistance           | R1     | 1500  | Ω    |
|            | Storage Capacitance         | C      | 100   | pF   |
|            | Number of Pulse per pin     | —      | 3     |      |
| Latch-up   | Minimum input voltage limit |        | –2.5  | V    |
|            | Maximum input voltage limit |        | 7.5   | V    |

Table 10. DC Characteristics (continued)

| Num | C | Parameter                                                               | Symbol                | Min                  | Typ <sup>1</sup> | Max          | Unit       |
|-----|---|-------------------------------------------------------------------------|-----------------------|----------------------|------------------|--------------|------------|
| 7   | P | Input low voltage; all digital inputs                                   | $V_{IL}$              | —                    | —                | 1.75<br>1.05 | V          |
|     |   | $V_{DD} = 5V$<br>$V_{DD} = 3V$                                          |                       |                      |                  |              |            |
| 8   | P | Input hysteresis; all digital inputs                                    | $V_{hys}$             | $0.06 \times V_{DD}$ |                  |              | mV         |
| 9   | P | Input leakage current; input only pins <sup>3</sup>                     | $ I_{in} $            | —                    | 0.1              | 1            | $\mu A$    |
| 10  | P | High Impedance (off-state) leakage current <sup>3</sup>                 | $ I_{OZ} $            | —                    | 0.1              | 1            | $\mu A$    |
| 11  | P | Internal pullup resistors <sup>4</sup>                                  | $R_{PU}$              | 20                   | 45               | 65           | k $\Omega$ |
| 12  | P | Internal pulldown resistors <sup>5</sup>                                | $R_{PD}$              | 20                   | 45               | 65           | k $\Omega$ |
| 13  |   | Internal pullup resistor to USBDP (to $V_{USB33}$ )<br>Idle<br>Transmit | $R_{PU\overline{PD}}$ | 900<br>1425          | 1300<br>2400     | 1575<br>3090 | k $\Omega$ |
| 14  | C | Input Capacitance; all non-supply pins                                  | $C_{in}$              | —                    | —                | 8            | pF         |
| 15  | D | RAM retention voltage <sup>6</sup>                                      | $V_{RAM}$             | —                    | 0.6              | 1.0          | V          |
| 16  | P | POR rearm voltage                                                       | $V_{POR}$             | 0.9                  | 1.4              | 2.0          | V          |
| 17  | D | POR rearm time                                                          | $t_{POR}$             | 10                   | —                | —            | $\mu s$    |
| 18  | P | Low-voltage detection threshold —<br>high range                         | $V_{LVD1}$            | 3.9<br>4.0           | 4.0<br>4.1       | 4.1<br>4.2   | V          |
|     |   | $V_{DD}$ falling<br>$V_{DD}$ rising                                     |                       |                      |                  |              |            |
| 19  | P | Low-voltage detection threshold —<br>low range                          | $V_{LVD0}$            | 2.48<br>2.54         | 2.56<br>2.62     | 2.64<br>2.70 | V          |
|     |   | $V_{DD}$ falling<br>$V_{DD}$ rising                                     |                       |                      |                  |              |            |
| 20  | C | Low-voltage warning threshold —<br>high range 1                         | $V_{LVW3}$            | 4.5<br>4.6           | 4.6<br>4.7       | 4.7<br>4.8   | V          |
|     |   | $V_{DD}$ falling<br>$V_{DD}$ rising                                     |                       |                      |                  |              |            |
| 21  | P | Low-voltage warning threshold —<br>high range 0                         | $V_{LVW2}$            | 4.2<br>4.3           | 4.3<br>4.4       | 4.4<br>4.5   | V          |
|     |   | $V_{DD}$ falling<br>$V_{DD}$ rising                                     |                       |                      |                  |              |            |
| 22  | P | Low-voltage warning threshold<br>low range 1                            | $V_{LVW1}$            | 2.84<br>2.90         | 2.92<br>2.98     | 3.00<br>3.06 | V          |
|     |   | $V_{DD}$ falling<br>$V_{DD}$ rising                                     |                       |                      |                  |              |            |
| 23  | C | Low-voltage warning threshold —<br>low range 0                          | $V_{LVW0}$            | 2.66<br>2.72         | 2.74<br>2.80     | 2.82<br>2.88 | V          |
|     |   | $V_{DD}$ falling<br>$V_{DD}$ rising                                     |                       |                      |                  |              |            |
| 24  | T | Low-voltage inhibit reset/recover hysteresis                            | $V_{hys}$             | —<br>—               | 100<br>60        | —<br>—       | mV         |
|     |   | 5 V<br>3 V                                                              |                       |                      |                  |              |            |



**Figure 9. ADC Input Impedance Equivalency Diagram**

**Table 14. 5 Volt 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**

| Characteristic                                  | Conditions              | C | Symb        | Min  | Typ <sup>1</sup> | Max | Unit    | Comment                   |
|-------------------------------------------------|-------------------------|---|-------------|------|------------------|-----|---------|---------------------------|
| Supply Current<br>ADLPC=1<br>ADLSMP=1<br>ADCO=1 |                         | T | $I_{DDAD}$  | —    | 133              | —   | $\mu A$ |                           |
| Supply Current<br>ADLPC=1<br>ADLSMP=0<br>ADCO=1 |                         | T | $I_{DDAD}$  | —    | 218              | —   | $\mu A$ |                           |
| Supply Current<br>ADLPC=0<br>ADLSMP=1<br>ADCO=1 |                         | T | $I_{DDAD}$  | —    | 327              | —   | $\mu A$ |                           |
| Supply Current<br>ADLPC=0<br>ADLSMP=0<br>ADCO=1 |                         | P | $I_{DDAD}$  | —    | 0.582            | 1   | mA      |                           |
| Supply Current                                  | Stop, Reset, Module Off |   | $I_{DDAD}$  | —    | 0.011            | 1   | $\mu A$ |                           |
| ADC<br>Asynchronous<br>Clock Source             | High Speed (ADLPC=0)    | T | $f_{ADACK}$ | 2    | 3.3              | 5   | MHz     | $t_{ADACK} = 1/f_{ADACK}$ |
|                                                 | Low Power (ADLPC=1)     |   |             | 1.25 | 2                | 3.3 |         |                           |

**Table 14. 5 Volt 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

| Characteristic                             | Conditions               | C | Symb         | Min | Typ <sup>1</sup> | Max       | Unit             | Comment                                   |
|--------------------------------------------|--------------------------|---|--------------|-----|------------------|-----------|------------------|-------------------------------------------|
| Conversion Time<br>(Including sample time) | Short Sample (ADLSMP=0)  | T | $t_{ADC}$    | —   | 20               | —         | ADCK cycles      | See Table 9 for conversion time variances |
|                                            | Long Sample (ADLSMP=1)   |   |              | —   | 40               | —         |                  |                                           |
| Sample Time                                | Short Sample (ADLSMP=0)  | T | $t_{ADS}$    | —   | 3.5              | —         | ADCK cycles      |                                           |
|                                            | Long Sample (ADLSMP=1)   |   |              | —   | 23.5             | —         |                  |                                           |
| Total Unadjusted Error                     | 12 bit mode              | T | $E_{TUE}$    | —   | $\pm 3.0$        | —         | LSB <sup>2</sup> | Includes quantization                     |
|                                            | 10 bit mode              | P |              | —   | $\pm 1$          | $\pm 2.5$ |                  |                                           |
|                                            | 8 bit mode               | T |              | —   | $\pm 0.5$        | $\pm 1.0$ |                  |                                           |
| Differential Non-Linearity                 | 12 bit mode              | T | DNL          | —   | $\pm 1.75$       | —         | LSB <sup>2</sup> |                                           |
|                                            | 10 bit mode <sup>3</sup> | P |              | —   | $\pm 0.5$        | $\pm 1.0$ |                  |                                           |
|                                            | 8 bit mode <sup>3</sup>  | T |              | —   | $\pm 0.3$        | $\pm 0.5$ |                  |                                           |
| Integral Non-Linearity                     | 12 bit mode              | T | INL          | —   | $\pm 1.5$        | —         | LSB <sup>2</sup> |                                           |
|                                            | 10 bit mode              | T |              | —   | $\pm 0.5$        | $\pm 1.0$ |                  |                                           |
|                                            | 8 bit mode               | T |              | —   | $\pm 0.3$        | $\pm 0.5$ |                  |                                           |
| Zero-Scale Error                           | 12 bit mode              | T | $E_{ZS}$     | —   | $\pm 1.5$        | —         | LSB <sup>2</sup> | $V_{ADIN} = V_{SSAD}$                     |
|                                            | 10 bit mode              | P |              | —   | $\pm 0.5$        | $\pm 1.5$ |                  |                                           |
|                                            | 8 bit mode               | T |              | —   | $\pm 0.5$        | $\pm 0.5$ |                  |                                           |
| Full-Scale Error                           | 12 bit mode              | T | $E_{FS}$     | —   | $\pm 1$          | —         | LSB <sup>2</sup> | $V_{ADIN} = V_{DDAD}$                     |
|                                            | 10 bit mode              | T |              | —   | $\pm 0.5$        | $\pm 1$   |                  |                                           |
|                                            | 8 bit mode               | T |              | —   | $\pm 0.5$        | $\pm 0.5$ |                  |                                           |
| Quantization Error                         | 12 bit mode              | D | $E_Q$        | —   | -1 to 0          | —         | LSB <sup>2</sup> |                                           |
|                                            | 10 bit mode              |   |              | —   | —                | $\pm 0.5$ |                  |                                           |
|                                            | 8 bit mode               |   |              | —   | —                | $\pm 0.5$ |                  |                                           |
| Input Leakage Error                        | 12 bit mode              | D | $E_{IL}$     | —   | $\pm 1$          | —         | LSB <sup>2</sup> | Pad leakage <sup>4</sup> *<br>$R_{AS}$    |
|                                            | 10 bit mode              |   |              | —   | $\pm 0.2$        | $\pm 2.5$ |                  |                                           |
|                                            | 8 bit mode               |   |              | —   | $\pm 0.1$        | $\pm 1$   |                  |                                           |
| Temp Sensor Voltage                        | 25°C                     | D | $V_{TEMP25}$ | —   | 1.396            | —         | V                |                                           |
| Temp Sensor Slope                          | -40°C - 25°C             | D | m            | —   | 3.266            | —         | mV/°C            |                                           |
|                                            | 25°C - 125°C             |   |              | —   | 3.638            | —         |                  |                                           |

<sup>1</sup> Typical values assume  $V_{DDA} = 5.0V$ , Temp = 25°C,  $f_{ADCK} = 1.0MHz$  unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$ 
<sup>3</sup> Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes


<sup>4</sup> Based on input pad leakage current. Refer to pad electricals.

## 2.12 SPI Characteristics


Table 20 and Figure 14 through Figure 17 describe the timing requirements for the SPI system.

Table 20. SPI Timing

| No. | C | Function                                          | Symbol               | Min                              | Max                        | Unit                     |
|-----|---|---------------------------------------------------|----------------------|----------------------------------|----------------------------|--------------------------|
| —   | D | Operating frequency<br>Master<br>Slave            | $f_{op}$             | $f_{BUS}/2048$<br>0              | $f_{BUS}/2$<br>$f_{BUS}/4$ | Hz                       |
| 1   | D | SPSCK period<br>Master<br>Slave                   | $t_{SPSCK}$          | 2<br>4                           | 2048<br>—                  | $t_{cyc}$<br>$t_{cyc}$   |
| 2   | D | Enable lead time<br>Master<br>Slave               | $t_{Lead}$           | 1/2<br>1                         | —<br>—                     | $t_{SPSCK}$<br>$t_{cyc}$ |
| 3   | D | Enable lag time<br>Master<br>Slave                | $t_{Lag}$            | 1/2<br>1                         | —<br>—                     | $t_{SPSCK}$<br>$t_{cyc}$ |
| 4   | D | Clock (SPSCK) high or low time<br>Master<br>Slave | $t_{WSPSCK}$         | $t_{cyc} - 30$<br>$t_{cyc} - 30$ | $1024 t_{cyc}$<br>—        | ns<br>ns                 |
| 5   | D | Data setup time (inputs)<br>Master<br>Slave       | $t_{SU}$             | 15<br>15                         | —<br>—                     | ns<br>ns                 |
| 6   | D | Data hold time (inputs)<br>Master<br>Slave        | $t_{HI}$             | 0<br>25                          | —<br>—                     | ns<br>ns                 |
| 7   | D | Slave access time                                 | $t_a$                | —                                | 1                          | $t_{cyc}$                |
| 8   | D | Slave MISO disable time                           | $t_{dis}$            | —                                | 1                          | $t_{cyc}$                |
| 9   | D | Data valid (after SPSCK edge)<br>Master<br>Slave  | $t_v$                | —<br>—                           | 25<br>25                   | ns<br>ns                 |
| 10  | D | Data hold time (outputs)<br>Master<br>Slave       | $t_{HO}$             | 0<br>0                           | —<br>—                     | ns<br>ns                 |
| 11  | D | Rise time<br>Input<br>Output                      | $t_{RI}$<br>$t_{RO}$ | —<br>—                           | $t_{cyc} - 25$<br>25       | ns<br>ns                 |
| 12  | D | Fall time<br>Input<br>Output                      | $t_{FI}$<br>$t_{FO}$ | —<br>—                           | $t_{cyc} - 25$<br>25       | ns<br>ns                 |



**Figure 16. SPI Slave Timing (CPHA = 0)**



**Figure 17. SPI Slave Timing (CPHA = 1)**

## 2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply.

**Table 21. Flash Characteristics**

| Num | C | Characteristic                                                                                                               | Symbol                  | Min         | Typ <sup>1</sup> | Max    | Unit              |
|-----|---|------------------------------------------------------------------------------------------------------------------------------|-------------------------|-------------|------------------|--------|-------------------|
| 1   |   | Supply voltage for program/erase                                                                                             | $V_{\text{prog/erase}}$ | 2.7         |                  | 5.5    | V                 |
| 2   |   | Supply voltage for read operation                                                                                            | $V_{\text{Read}}$       | 2.7         |                  | 5.5    | V                 |
| 3   |   | Internal FCLK frequency <sup>2</sup>                                                                                         | $f_{\text{FCLK}}$       | 150         |                  | 200    | kHz               |
| 4   |   | Internal FCLK period (1/FCLK)                                                                                                | $t_{\text{Fcyc}}$       | 5           |                  | 6.67   | $\mu\text{s}$     |
| 5   |   | Byte program time (random location) <sup>(2)</sup>                                                                           | $t_{\text{prog}}$       | 9           |                  |        | $t_{\text{Fcyc}}$ |
| 6   |   | Byte program time (burst mode) <sup>(2)</sup>                                                                                | $t_{\text{Burst}}$      | 4           |                  |        | $t_{\text{Fcyc}}$ |
| 7   |   | Page erase time <sup>3</sup>                                                                                                 | $t_{\text{Page}}$       | 4000        |                  |        | $t_{\text{Fcyc}}$ |
| 8   |   | Mass erase time <sup>(2)</sup>                                                                                               | $t_{\text{Mass}}$       | 20,000      |                  |        | $t_{\text{Fcyc}}$ |
| 9   | C | Program/erase endurance <sup>4</sup><br>$T_L$ to $T_H = -40^\circ\text{C}$ to $+105^\circ\text{C}$<br>$T = 25^\circ\text{C}$ |                         | 10,000<br>— | —<br>100,000     | —<br>— | cycles            |
| 10  |   | Data retention <sup>5</sup>                                                                                                  | $t_{\text{D\_ret}}$     | 15          | 100              | —      | years             |

<sup>1</sup> Typical values are based on characterization data at  $V_{DD} = 5.0\text{ V}$ ,  $25^\circ\text{C}$  unless otherwise stated.

<sup>2</sup> The frequency of this clock is controlled by a software setting.

<sup>3</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>4</sup> Typical endurance for Flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory*.

<sup>5</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to  $25^\circ\text{C}$  using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, *Typical Data Retention for Nonvolatile Memory*.

## 2.14 USB Electricals

The USB electricals for the USBOTG module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit <http://www.usb.org>.

If the Freescale USBOTG implementation requires additional or deviant electrical characteristics, this space would be used to communicate that information.

|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                   |                            |                          |      |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|----------------------------|--------------------------|------|
| <div></div> <div>© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.<br/>ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED<br/>DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED<br/>VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED<br/>COPY" IN RED.</div>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | MECHANICAL OUTLINES<br>DICTIONARY |                            | DOCUMENT NO: 98ASS23234W |      |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | DO NOT SCALE THIS DRAWING         |                            | PAGE:                    | 840F |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                   |                            | REV:                     | E    |
| <p>NOTES:</p> <p>1. DIMENSIONS ARE IN MILLIMETERS.</p> <p>2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.</p> <p>3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.</p> <p>4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.</p> <p>5. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.</p> <p>6. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.</p> <p>7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.</p> <p>8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP.</p> |                                   |                            |                          |      |
| TITLE: 64LD LQFP,<br>10 X 10 X 1.4 PKG,<br>0.5 PITCH, CASE OUTLINE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                   | CASE NUMBER: 840F-02       |                          |      |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                   | STANDARD: JEDEC MS-026 BCD |                          |      |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                   | PACKAGE CODE: 8426         | SHEET:                   | 3    |

Figure 23. 64-pin LQFP Diagram - III

### 3.4 44-pin LQFP




Figure 27. 44-pin LQFP Diagram - I




Figure 28. 44-pin LQFP Diagram - II

## 4 Revision History

This section lists major changes between versions of the MCF51JM128 Data Sheet document.

**Table 23. Changes Between Revisions**

| Revision | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1        | <p>Updated features list</p> <p>Updated the figures Typical Low-side Drive (sink) characteristics – High Drive (PTxDSn = 1), Typical Low-side Drive (sink) characteristics – Low Drive (PTxDSn = 0), and Typical High-side Drive (source) characteristics – High Drive (PTxDSn = 1)</p> <p>Added the figure Typical High-side Drive (source) characteristics – Low Drive (PTxDSn = 0)</p> <p>Updated the table Supply Current Characteristics</p> <p>Updated the table Oscillator Electrical Specifications (Temperature Range = –40 to 105°C Ambient)</p> <p>Updated the table SPI Electrical Characteristic, DC Characteristics</p> |
| 2        | <p>Updated the table Orderable Part Number Summary, DC Characteristics, and Supply Current Characteristics</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 3        | <p>Updated the table Orderable Part Number Summary, MCG Characteristics, SPI Characteristics, and Supply Current Characteristics</p> <p>Changed <math>V_{DDAD}</math> to <math>V_{DDA}</math>, <math>V_{SSAD}</math> to <math>V_{SSA}</math></p> <p>Updated the table Device comparison</p>                                                                                                                                                                                                                                                                                                                                           |
| 4        | <p>Added “RAM retention voltage” parameter in “DC Characteristics” table, alongwith a table note.</p> <p>Added “Temp sensor voltage” parameter in “5 Volt 12-bit ADC Characteristics (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SSA}</math>)” table.</p> <p>Added “Temp sensor slope” parameter in 5 Volt 12-bit ADC Characteristics (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SSA}</math>) table. Also, corrected unit of “Temp sensor voltage” parameter in 5 Volt 12-bit ADC Characteristics (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SSA}</math>) table.</p>                                  |