



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	CANbus, I <sup>2</sup> C, SCI, SPI, USB OTG
Peripherals	LVD, PWM, WDT
Number of I/O	66
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51jm128vlkr">https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51jm128vlkr</a>

# Table of Contents

1	MCF51JM128 Family Configurations . . . . .	3
1.1	Device Comparison . . . . .	3
1.2	Block Diagram . . . . .	4
1.3	Features . . . . .	5
1.4	Part Numbers . . . . .	8
1.5	Pinouts and Packaging . . . . .	10
2	Preliminary Electrical Characteristics . . . . .	15
2.1	Parameter Classification . . . . .	15
2.2	Absolute Maximum Ratings . . . . .	15
2.3	Thermal Characteristics . . . . .	16
2.4	Electrostatic Discharge (ESD) Protection Characteristics . . . . .	17
2.5	DC Characteristics . . . . .	18
2.6	Supply Current Characteristics . . . . .	21
2.7	Analog Comparator (ACMP) Electricals . . . . .	23
2.8	ADC Characteristics . . . . .	23
2.9	External Oscillator (XOSC) Characteristics . . . . .	26
2.10	MCG Specifications . . . . .	27
2.11	AC Characteristics . . . . .	28
2.12	SPI Characteristics . . . . .	31
2.13	Flash Specifications . . . . .	34
2.14	USB Electricals . . . . .	34
2.15	EMC Performance . . . . .	35
3	Mechanical Outline Drawings . . . . .	36
3.1	80-pin LQFP . . . . .	36
3.2	64-pin LQFP . . . . .	39
3.3	64-pin QFP . . . . .	42
3.4	44-pin LQFP . . . . .	45
4	Revision History . . . . .	48

## List of Figures

Figure 1.	MCF51JM128 Block Diagram . . . . .	4
Figure 2.	80-pin LQFP . . . . .	10
Figure 3.	64-pin QFP and LQFP . . . . .	11
Figure 4.	44-pin LQFP . . . . .	12
Figure 5.	Typical Low-side Drive (sink) characteristics – High Drive (PTxDSn = 1) . . . . .	20
Figure 6.	Typical Low-side Drive (sink) characteristics – Low Drive (PTxDSn = 0) . . . . .	20
Figure 7.	Typical High-side Drive (source) characteristics – High Drive (PTxDSn = 1) . . . . .	21
Figure 8.	Typical High-side Drive (source) characteristics – Low Drive (PTxDSn = 0) . . . . .	21
Figure 9.	ADC Input Impedance Equivalency Diagram . . . . .	24
Figure 10.	Reset Timing . . . . .	29
Figure 11.	IRQ/KBIPx Timing . . . . .	29
Figure 12.	Timer External Clock . . . . .	29

Figure 13.	Timer Input Capture Pulse . . . . .	30
Figure 14.	SPI Master Timing (CPHA = 0) . . . . .	32
Figure 15.	SPI Master Timing (CPHA = 1) . . . . .	32
Figure 16.	SPI Slave Timing (CPHA = 0) . . . . .	33
Figure 17.	SPI Slave Timing (CPHA = 1) . . . . .	33
Figure 18.	80-pin LQFP Diagram - I . . . . .	36
Figure 19.	80-pin LQFP Diagram - II . . . . .	37
Figure 20.	80-pin LQFP Diagram - III . . . . .	38
Figure 21.	64-pin LQFP Diagram - I . . . . .	39
Figure 22.	64-pin LQFP Diagram - II . . . . .	40
Figure 23.	64-pin LQFP Diagram - III . . . . .	41
Figure 24.	64-pin QFP Diagram - I . . . . .	42
Figure 25.	64-pin QFP Diagram - II . . . . .	43
Figure 26.	64-pin QFP Diagram - III . . . . .	44
Figure 27.	44-pin LQFP Diagram - I . . . . .	45
Figure 28.	44-pin LQFP Diagram - II . . . . .	46
Figure 29.	44-pin LQFP Diagram - III . . . . .	47

## List of Tables

Table 1.	MCF51JM128 Series Device Comparison . . . . .	3
Table 2.	MCF51JM128 Series Functional Units . . . . .	5
Table 3.	Orderable Part Number Summary . . . . .	8
Table 4.	Pin Assignments by Package and Pin Sharing Priority	12
Table 5.	Parameter Classifications . . . . .	15
Table 6.	Absolute Maximum Ratings . . . . .	16
Table 7.	Thermal Characteristics . . . . .	16
Table 8.	ESD and Latch-up Test Conditions . . . . .	17
Table 9.	ESD and Latch-Up Protection Characteristics . . . . .	18
Table 10.	DC Characteristics . . . . .	18
Table 11.	Supply Current Characteristics . . . . .	21
Table 12.	Analog Comparator Electrical Specifications . . . . .	23
Table 13.5	Volt 12-bit ADC Operating Conditions . . . . .	23
Table 14.5	Volt 12-bit ADC Characteristics (VREFH = VDDA, VREFL = VSSA) . . . . .	24
Table 15.	Oscillator Electrical Specifications (Temperature Range = -40 to 105°C Ambient) . . . . .	26
Table 16.	MCG Frequency Specifications (Temperature Range = -40 to 125°C Ambient) . . . . .	27
Table 17.	Control Timing . . . . .	28
Table 18.	TPM Input Timing . . . . .	29
Table 19.	MSCAN Wake-up Pulse Characteristics . . . . .	30
Table 20.	SPI Timing . . . . .	31
Table 21.	Flash Characteristics . . . . .	34
Table 22.	Internal USB 3.3V Voltage Regulator Characteristics . . . . .	35
Table 23.	Internal Revision History . . . . .	50
Table 24.	Changes Between Revisions . . . . .	51

# 1 MCF51JM128 Family Configurations

## 1.1 Device Comparison

The MCF51JM128 series consists of the devices compared in [Table 1](#).

**Table 1. MCF51JM128 Series Device Comparison**

Feature	MCF51JM128			MCF51JM64			MCF51JM32		
	80-pin	64-pin	44-pin	80-pin	64-pin	44-pin	80-pin	64-pin	44-pin
Flash memory size (KB)	128			64			32		
RAM size (KB)	16			16			16		
V1 ColdFire core with BDM (background debug module)				Yes					
ACMP (analog comparator)				Yes					
ADC channels (12-bit)	12		8	12		8	12		8
CAN (controller area network)	Yes	Yes	No	Yes	Yes	No	Yes	Yes	No
RNGA + CAU				Yes <sup>1</sup>					
CMT (carrier modulator timer)				Yes					
COP (computer operating properly)				Yes					
IIC1 (inter-integrated circuit)				Yes					
IIC2	Yes	No		Yes	No		Yes	No	
IRQ (interrupt request input)				Yes					
KBI (keyboard interrupts)	8	8	6	8	8	6	8	8	6
LVD (low-voltage detector)				Yes					
MCG (multipurpose clock generator)				Yes					
Port I/O <sup>2</sup>	66	51	33	66	51	33	66	51	33
GPIO (rapid general-purpose I/O)	16	6	0	16	6	0	16	6	0
RTC (real-time counter)				Yes					
SCI1 (serial communications interface)				Yes					
SCI2				Yes					
SPI1 (serial peripheral interface)				Yes					
SPI2				Yes					
TPM1 (timer/pulse-width modulator) channels	6	6	4	6	6	4	6	6	4
TPM2 channels				2					
USBOTG (USB On-The-Go dual-role controller)				Yes					
XOSC (crystal oscillator)				Yes					

<sup>1</sup> Only existed on special part number

- <sup>2</sup> Up to 16 pins on Ports A, H, and J are shared with the ColdFire Rapid GPIO module.

## 1.2 Block Diagram

Figure 1 shows the connections between the MCF51JM128 series pins and modules.




Figure 1. MCF51JM128 Block Diagram

**Table 6. Absolute Maximum Ratings**

Rating	Symbol	Value	Unit
Supply voltage	$V_{DD}$	-0.3 to + 5.8	V
Input voltage	$V_{In}$	- 0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current (applies to all port pins) <sup>1, 2, 3</sup>	$I_D$	$\pm 25$	mA
Maximum current into $V_{DD}$	$I_{DD}$	120	mA
Storage temperature	$T_{stg}$	-55 to +150	°C
Maximum junction temperature	$T_J$	150	°C

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

<sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load shunt current is greater than maximum injection current. This is the greatest risk when the MCU is not consuming power. Examples: if no system clock is present or if the clock rate is low, which would reduce overall power consumption.

## 2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  is small.

**Table 7. Thermal Characteristics**

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	$T_A$	-40 to +105	°C
Thermal resistance <sup>1,2,3,4</sup> 80-pin LQFP			
64-pin LQFP	$\theta_{JA}$	65 47	°C/W
64-pin QFP		54 40	
44-pin LQFP		69 48	

<sup>1</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Junction to Ambient Natural Convection




Figure 9. ADC Input Impedance Equivalency Diagram

Table 14. 5 Volt 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Characteristic	Conditions	C	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply Current ADLPC=1 ADLSMP=1 ADCO=1		T	I <sub>DDAD</sub>	—	133	—	µA	
Supply Current ADLPC=1 ADLSMP=0 ADCO=1		T	I <sub>DDAD</sub>	—	218	—	µA	
Supply Current ADLPC=0 ADLSMP=1 ADCO=1		T	I <sub>DDAD</sub>	—	327	—	µA	
Supply Current ADLPC=0 ADLSMP=0 ADCO=1		P	I <sub>DDAD</sub>	—	0.582	1	mA	
Supply Current	Stop, Reset, Module Off		I <sub>DDAD</sub>	—	0.011	1	µA	
ADC Asynchronous Clock Source	High Speed (ADLPC=0)	T	f <sub>ADACK</sub>	2	3.3	5	MHz	$t_{ADACK} = 1/f_{ADACK}$
	Low Power (ADLPC=1)			1.25	2	3.3		

## 2.10 MCG Specifications

Table 16. MCG Frequency Specifications (Temperature Range = -40 to 125°C Ambient)

Num	C	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	P	Internal reference frequency - factory trimmed at V <sub>DD</sub> = 5 V and temperature = 25 °C	f <sub>int_ft</sub>	—	32.768	—	kHz
2	P	Average internal reference frequency – untrimmed	f <sub>int_ut</sub>	31.25	—	39.0625	kHz
3	T	Internal reference startup time	t <sub>refst</sub>	—	60	100	μs
4	P	DCO output frequency range - untrimmed <sup>2</sup>	f <sub>dco_ut</sub>	16	—	20	MHz
	P			32	—	40	
	P			48	—	60	
5	P	DCO output frequency <sup>2</sup> Reference =32768Hz and DMX32 = 1	f <sub>dco_DMX32</sub>	—	19.92	—	MHz
	P			—	39.85	—	
	P			—	59.77	—	
6	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)	Δf <sub>dco_res_t</sub>	—	±0.1	±0.2	%f <sub>dco</sub>
7	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	Δf <sub>dco_res_t</sub>	—	±0.2	±0.4	%f <sub>dco</sub>
8	D	Total deviation of trimmed DCO output frequency over voltage and temperature	Δf <sub>dco_t</sub>	—	0.5 -1.0	±2	%f <sub>dco</sub>
9	D	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0 – 70 °C	Δf <sub>dco_t</sub>	—	±0.5	±1	%f <sub>dco</sub>
10	D	FLL acquisition time <sup>3</sup>	t <sub>fll_acquire</sub>	—	—	1	ms
11	D	PLL acquisition time <sup>4</sup>	t <sub>pll_acquire</sub>	—	—	1	ms
12	D	Long term Jitter of DCO output clock (averaged over 2ms interval) <sup>5</sup>	C <sub>Jitter</sub>	—	0.02	0.2	%f <sub>dco</sub>
13	D	VCO operating frequency	f <sub>vco</sub>	7.0	—	55.0	MHz
14	D	Jitter of PLL output clock measured over 625 ns <sup>6</sup>	f <sub>pll_jitter_625ns</sub>	—	0.566 <sup>5</sup>	—	%f <sub>pll</sub>
15	D	Lock entry frequency tolerance <sup>7</sup>	D <sub>lock</sub>	±1.49	—	±2.98	%
16	D	Lock exit frequency tolerance <sup>8</sup>	D <sub>unl</sub>	±4.47	—	±5.97	%
17	D	Lock time — FLL	t <sub>fll_lock</sub>	—	—	t <sub>fll_acquire</sub> + 1075(1/f <sub>int_t</sub> )	s
18	D	Lock time — PLL	t <sub>pll_lock</sub>	—	—	t <sub>pll_acquire</sub> + 1075(1/f <sub>pll_rf</sub> )	s
19	D	Loss of external clock minimum frequency – RANGE = 0	f <sub>loc_low</sub>	(3/5) x f <sub>int</sub>	—	—	kHz

<sup>1</sup> Data in Typical column was characterized at 5.0 V, 25C or is typical recommended value

<sup>2</sup> The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

<sup>3</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>4</sup> This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## Preliminary Electrical Characteristics

- <sup>5</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{BUS}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{DD}$  and  $V_{SS}$  and variation in crystal oscillator frequency increase the  $C_{Jitter}$  percentage for a given interval.
- <sup>6</sup> 625 ns represents 5 time quanta for CAN applications, under worst case conditions of 8 MHz CAN bus clock, 1 Mbps CAN bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.
- <sup>7</sup> Below  $D_{lock}$  minimum, the MCG is guaranteed to enter lock. Above  $D_{lock}$  maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.
- <sup>8</sup> Below  $D_{unl}$  minimum, the MCG will not exit lock if already in lock. Above  $D_{unl}$  maximum, the MCG is guaranteed to exit lock.

## 2.11 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

### 2.11.1 Control Timing

Table 17. Control Timing

Num	C	Parameter	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1		Bus frequency ( $t_{cyc} = 1/f_{BUS}$ )	$f_{BUS}$	dc	—	24	MHz
2		Internal low-power oscillator period	$t_{LPO}$	700		1300	$\mu s$
3		External reset pulse width <sup>2</sup> ( $t_{cyc} = 1/f_{Self\_reset}$ )	$t_{extrst}$	100		—	ns
4		Reset low drive	$t_{rstdrv}$	$66 \times t_{cyc}$		—	ns
5		Active background debug mode latch setup time	$t_{MSSU}$	500		—	ns
6		Active background debug mode latch hold time	$t_{MSH}$	100		—	ns
7		IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>3</sup>	$t_{ILIH}, t_{IHIL}$	100 $1.5 \times t_{cyc}$	—	—	ns
8		KBIPx pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>3</sup>	$t_{ILIH}, t_{IHIL}$	100 $1.5 \times t_{cyc}$	—	—	ns
9		Port rise and fall time (load = 50 pF) <sup>4</sup> Slew rate control disabled (PTxSE = 0) High drive Slew rate control enabled (PTxSE = 1) High drive Slew rate control disabled (PTxSE = 0) Low drive Slew rate control enabled (PTxSE = 1) Low drive	$t_{Rise}, t_{Fall}$	— —	11 35 40 75		ns

<sup>1</sup> Typical values are based on characterization data at  $V_{DD} = 5.0V$ , 25°C unless otherwise stated.

<sup>2</sup> This is the shortest pulse guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

<sup>3</sup> This is the minimum pulse width guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

<sup>4</sup> Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range –40°C to 105°C.




Figure 10. Reset Timing




Figure 11. IRQ/KBIPx Timing

## 2.11.2 Timer/PWM (TPM) Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 18. TPM Input Timing

NUM	C	Function	Symbol	Min	Max	Unit
1	—	External clock frequency	$f_{TPMext}$	dc	$f_{Bus}/4$	MHz
2	—	External clock period	$t_{TPMext}$	4	—	$t_{cyc}$
3	D	External clock high time	$t_{clkh}$	1.5	—	$t_{cyc}$
4	D	External clock low time	$t_{clkl}$	1.5	—	$t_{cyc}$
5	D	Input capture pulse width	$t_{ICPW}$	1.5	—	$t_{cyc}$




Figure 12. Timer External Clock




Figure 13. Timer Input Capture Pulse



### 2.11.3 MSCAN

Table 19. MSCAN Wake-up Pulse Characteristics

Num	C	Parameter	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	D	MSCAN Wake-up dominant pulse filtered	$t_{WUP}$			2	$\mu s$
2	D	MSCAN Wake-up dominant pulse pass	$t_{WUP}$	5		5	$\mu s$

<sup>1</sup> Typical values are based on characterization data at  $V_{DD} = 5.0V$ ,  $25^\circ C$  unless otherwise stated.

## Preliminary Electrical Characteristics

**Figure 14. SPI Master Timing (CPHA = 0)****Figure 15. SPI Master Timing (CPHA = 1)**

## 2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V<sub>DD</sub> supply.

**Table 21. Flash Characteristics**

Num	C	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1		Supply voltage for program/erase	V <sub>prog/erase</sub>	2.7		5.5	V
2		Supply voltage for read operation	V <sub>Read</sub>	2.7		5.5	V
3		Internal FCLK frequency <sup>2</sup>	f <sub>FCLK</sub>	150		200	kHz
4		Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5		6.67	μs
5		Byte program time (random location) <sup>(2)</sup>	t <sub>prog</sub>	9			t <sub>Fcyc</sub>
6		Byte program time (burst mode) <sup>(2)</sup>	t <sub>Burst</sub>	4			t <sub>Fcyc</sub>
7		Page erase time <sup>3</sup>	t <sub>Page</sub>	4000			t <sub>Fcyc</sub>
8		Mass erase time <sup>(2)</sup>	t <sub>Mass</sub>	20,000			t <sub>Fcyc</sub>
9	C	Program/erase endurance <sup>4</sup> T <sub>L</sub> to T <sub>H</sub> = -40°C to + 105°C T = 25°C		10,000 —	— 100,000	— —	cycles
10		Data retention <sup>5</sup>	t <sub>D_ret</sub>	15	100	—	years

<sup>1</sup> Typical values are based on characterization data at V<sub>DD</sub> = 5.0 V, 25°C unless otherwise stated.

<sup>2</sup> The frequency of this clock is controlled by a software setting.

<sup>3</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>4</sup> Typical endurance for Flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory*.

<sup>5</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, *Typical Data Retention for Nonvolatile Memory*.

## 2.14 USB Electricals

The USB electricals for the USBOTG module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit <http://www.usb.org>.

If the Freescale USBOTG implementation requires additional or deviant electrical characteristics, this space would be used to communicate that information.

### 3 Mechanical Outline Drawings

#### 3.1 80-pin LQFP




Figure 18. 80-pin LQFP Diagram - I




Figure 22. 64-pin LQFP Diagram - II

 <p>© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY IN RED."</p>	<b>MECHANICAL OUTLINES DICTIONARY</b>	DOCUMENT NO: 98ASS23234W	
		PAGE: 840F	
DO NOT SCALE THIS DRAWING		REV: E	
NOTES:			
1. DIMENSIONS ARE IN MILLIMETERS. 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994. 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.  4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.  5. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.  6. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.  7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.  8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP.			
TITLE: 64LD LQFP, 10 X 10 X 1.4 PKG, 0.5 PITCH, CASE OUTLINE		CASE NUMBER: 840F-02 STANDARD: JEDEC MS-026 BCD PACKAGE CODE: 8426    SHEET: 3	

Figure 23. 64-pin LQFP Diagram - III

## 3.3 64-pin QFP





Figure 24. 64-pin QFP Diagram - I

 <p>© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.</p>	MECHANICAL OUTLINES DICTIONARY	DOCUMENT NO: 98ASB42844B				
		PAGE: 840B				
	DO NOT SCALE THIS DRAWING	REV: B				
NOTES:						
<p>1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.</p> <p>2. CONTROLLING DIMENSION: MILLIMETER.</p> <p>3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.</p> <p>4. DATUMS A-B AND -D- TO BE DETERMINED AT DATUM PLANE -H-.</p> <p> DIMENSIONS TO BE DETERMINED AT SEATING PLANE -C-.</p> <p> DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PER SIDE. DIMENSIONS DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.</p> <p> DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.</p>						
<p>TITLE: 64LD QFP (14 X 14)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">CASE NUMBER: 840B-01</td> </tr> <tr> <td style="padding: 2px;">STANDARD: NON-JEDEC</td> </tr> <tr> <td style="padding: 2px; vertical-align: bottom;">PACKAGE CODE: 6057</td> <td style="padding: 2px; vertical-align: bottom;">SHEET: 3 OF 4</td> </tr> </table>			CASE NUMBER: 840B-01	STANDARD: NON-JEDEC	PACKAGE CODE: 6057	SHEET: 3 OF 4
CASE NUMBER: 840B-01						
STANDARD: NON-JEDEC						
PACKAGE CODE: 6057	SHEET: 3 OF 4					

Figure 26. 64-pin QFP Diagram - III

### 3.4 44-pin LQFP



**Figure 27. 44-pin LQFP Diagram - I**




Figure 28. 44-pin LQFP Diagram - II

 <p>© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.</p>	MECHANICAL OUTLINES DICTIONARY	DOCUMENT NO: 98ASS23225W
		PAGE: 824D
	DO NOT SCALE THIS DRAWING	REV: D
NOTES:		
<p>1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M-1994.</p> <p>2. CONTROLLING DIMENSION: MILLIMETER</p> <p>3. DATUM PLANE H IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.</p> <p>4. DATUMS L, M AND N TO BE DETERMINED AT DATUM PLANE H.</p> <p> 5. DIMENSIONS TO BE DETERMINED AT SEATING PLANE T.</p> <p> 6. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 PER SIDE, DIMENSIONS DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.</p> <p> 7. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE DIMENSION TO EXCEED 0.53. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07.</p>		
<p>TITLE: 44 LD LQFP, 10 X 10 PKG, 0.8 PITCH, 1.4 THICK</p> <p>CASE NUMBER: 824D-02</p> <p>STANDARD: JEDEC MS-026 BCB</p> <p>PACKAGE CODE: 8256 SHEET: 3 OF 4</p>		

Figure 29. 44-pin LQFP Diagram - III

**How to Reach Us:****Home Page:**

[www.freescale.com](http://www.freescale.com)

**Web Support:**

<http://www.freescale.com/support>

**USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

Europe, Middle East, and Africa:  
Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

**Japan:**

Freescale Semiconductor Japan Ltd. Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

**Asia/Pacific:**

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

Freescale Semiconductor Literature Distribution Center  
1-800-441-2447 or +1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008, 2009, 2010, 2011. All rights reserved.

MCF51JM128  
Rev. 4  
05/2012