

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "Embedded - Microcontrollers"

Details

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SCI, SPI, USB OTG
Peripherals	LVD, PWM, WDT
Number of I/O	33
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51jm32evld

Table of Contents

1	MCF51JM128 Family Configurations	3
1.1	Device Comparison	3
1.2	Block Diagram	4
1.3	Features	5
1.4	Part Numbers	8
1.5	Pinouts and Packaging	10
2	Preliminary Electrical Characteristics	15
2.1	Parameter Classification	15
2.2	Absolute Maximum Ratings	15
2.3	Thermal Characteristics	16
2.4	Electrostatic Discharge (ESD) Protection Characteristics	17
2.5	DC Characteristics	18
2.6	Supply Current Characteristics	21
2.7	Analog Comparator (ACMP) Electricals	23
2.8	ADC Characteristics	23
2.9	External Oscillator (XOSC) Characteristics	26
2.10	MCG Specifications	27
2.11	AC Characteristics	28
2.12	SPI Characteristics	31
2.13	Flash Specifications	34
2.14	USB Electricals	34
2.15	EMC Performance	35
3	Mechanical Outline Drawings	36
3.1	80-pin LQFP	36
3.2	64-pin LQFP	39
3.3	64-pin QFP	42
3.4	44-pin LQFP	45
4	Revision History	48

List of Figures

Figure 1.	MCF51JM128 Block Diagram	4
Figure 2.	80-pin LQFP	10
Figure 3.	64-pin QFP and LQFP	11
Figure 4.	44-pin LQFP	12
Figure 5.	Typical Low-side Drive (sink) characteristics – High Drive (PTxDSn = 1)	20
Figure 6.	Typical Low-side Drive (sink) characteristics – Low Drive (PTxDSn = 0)	20
Figure 7.	Typical High-side Drive (source) characteristics – High Drive (PTxDSn = 1)	21
Figure 8.	Typical High-side Drive (source) characteristics – Low Drive (PTxDSn = 0)	21
Figure 9.	ADC Input Impedance Equivalency Diagram	24
Figure 10.	Reset Timing	29
Figure 11.	IRQ/KBIPx Timing	29
Figure 12.	Timer External Clock	29

Figure 13.	Timer Input Capture Pulse	30
Figure 14.	SPI Master Timing (CPHA = 0)	32
Figure 15.	SPI Master Timing (CPHA = 1)	32
Figure 16.	SPI Slave Timing (CPHA = 0)	33
Figure 17.	SPI Slave Timing (CPHA = 1)	33
Figure 18.	80-pin LQFP Diagram - I	36
Figure 19.	80-pin LQFP Diagram - II	37
Figure 20.	80-pin LQFP Diagram - III	38
Figure 21.	64-pin LQFP Diagram - I	39
Figure 22.	64-pin LQFP Diagram - II	40
Figure 23.	64-pin LQFP Diagram - III	41
Figure 24.	64-pin QFP Diagram - I	42
Figure 25.	64-pin QFP Diagram - II	43
Figure 26.	64-pin QFP Diagram - III	44
Figure 27.	44-pin LQFP Diagram - I	45
Figure 28.	44-pin LQFP Diagram - II	46
Figure 29.	44-pin LQFP Diagram - III	47

List of Tables

Table 1.	MCF51JM128 Series Device Comparison	3
Table 2.	MCF51JM128 Series Functional Units	5
Table 3.	Orderable Part Number Summary	8
Table 4.	Pin Assignments by Package and Pin Sharing Priority	12
Table 5.	Parameter Classifications	15
Table 6.	Absolute Maximum Ratings	16
Table 7.	Thermal Characteristics	16
Table 8.	ESD and Latch-up Test Conditions	17
Table 9.	ESD and Latch-Up Protection Characteristics	18
Table 10.	DC Characteristics	18
Table 11.	Supply Current Characteristics	21
Table 12.	Analog Comparator Electrical Specifications	23
Table 13.5	Volt 12-bit ADC Operating Conditions	23
Table 14.5	Volt 12-bit ADC Characteristics (VREFH = VDDA, VREFL = VSSA)	24
Table 15.	Oscillator Electrical Specifications (Temperature Range = -40 to 105°C Ambient)	26
Table 16.	MCG Frequency Specifications (Temperature Range = -40 to 125°C Ambient)	27
Table 17.	Control Timing	28
Table 18.	TPM Input Timing	29
Table 19.	MSCAN Wake-up Pulse Characteristics	30
Table 20.	SPI Timing	31
Table 21.	Flash Characteristics	34
Table 22.	Internal USB 3.3V Voltage Regulator Characteristics	35
Table 23.	Internal Revision History	50
Table 24.	Changes Between Revisions	51

1 MCF51JM128 Family Configurations

1.1 Device Comparison

The MCF51JM128 series consists of the devices compared in [Table 1](#).

Table 1. MCF51JM128 Series Device Comparison

Feature	MCF51JM128			MCF51JM64			MCF51JM32								
	80-pin	64-pin	44-pin	80-pin	64-pin	44-pin	80-pin	64-pin	44-pin						
Flash memory size (KB)	128			64			32								
RAM size (KB)	16			16			16								
V1 ColdFire core with BDM (background debug module)	Yes														
ACMP (analog comparator)	Yes														
ADC channels (12-bit)	12		8	12		8	12		8						
CAN (controller area network)	Yes	Yes	No	Yes	Yes	No	Yes	Yes	No						
RNGA + CAU	Yes ¹														
CMT (carrier modulator timer)	Yes														
COP (computer operating properly)	Yes														
IIC1 (inter-integrated circuit)	Yes														
IIC2	Yes	No		Yes	No		Yes	No							
IRQ (interrupt request input)	Yes														
KBI (keyboard interrupts)	8	8	6	8	8	6	8	8	6						
LVD (low-voltage detector)	Yes														
MCG (multipurpose clock generator)	Yes														
Port I/O ²	66	51	33	66	51	33	66	51	33						
GPIO (rapid general-purpose I/O)	16	6	0	16	6	0	16	6	0						
RTC (real-time counter)	Yes														
SCI1 (serial communications interface)	Yes														
SCI2	Yes														
SPI1 (serial peripheral interface)	Yes														
SPI2	Yes														
TPM1 (timer/pulse-width modulator) channels	6	6	4	6	6	4	6	6	4						
TPM2 channels	2														
USBOTG (USB On-The-Go dual-role controller)	Yes														
XOSC (crystal oscillator)	Yes														

¹ Only existed on special part number

1.3.1 Feature List

- 32-bit Version 1 ColdFire Central Processor Unit (CPU)
 - Up to 50.33 MHz at 2.7 V – 5.5 V
 - Performance (Dhrystone 2.1):
 - 0.94 Dhrystone 2.1 MIPS per MHz when running from internal RAM
 - 0.76 Dhrystone 2.1 MIPS per MHz when running from flash
 - Implements Instruction Set Revision C (ISA_C)
 - Supports up to 30 peripheral interrupt requests and seven software interrupts
- On-chip memory
 - Up to 128 KB Flash memory with read/program/erase over full operating voltage and temperature range
 - Up to 16 KB static random access memory (RAM)
 - Security circuitry to prevent unauthorized access to RAM and flash contents
- Power-saving modes
 - Two low-power stop plus wait modes
 - Peripheral clock enable register can disable clocks to unused modules, thereby reducing currents; this behavior allows clocks to remain enabled to specific peripherals in Stop3 mode
 - Very lower power real-time counter for use in run, wait, and stop modes with internal and external clock sources
- Four Clock Source Options
 - Oscillator (XOSC) — Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - FLL/PLL controlled by internal or external reference
 - Trimmable internal reference allows 0.2% resolution and 2% deviation
- System protection features
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
 - Low-voltage detection with reset or interrupt; selectable trip points
 - Illegal opcode and illegal address detection with programmable reset or exception response
 - Flash block protection
- Debug support
 - Single-wire Background debug interface
 - 4 Program Counters plus two address (optional data) breakpoint registers with programmable 1- or 2-level trigger response
 - 64-entry processor status and debug data trace buffer with programmable start/stop conditions
- Universal Serial Bus (USB) On-The-Go dual-role controller
 - Full-speed USB device controller
 - Fully compliant with USB specification 1.1 and 2.0
 - 16 bidirectional endpoints, with double buffering to provide the maximum throughput
 - Supports control, bulk, interrupt, and isochronous endpoints
 - Supports bus-powered capability with low-power consumption
 - Full-speed / low-speed host controller
 - Host mode allows control, bulk, interrupt, and isochronous transfers
 - OTG protocol logic
 - On-chip USB transceiver
 - On-chip 3.3 V USB regulator and pull-up resistors save system cost

Table 3. Orderable Part Number Summary (continued)

MCF51JM64EVLD	MCF51JM64 ColdFire Microcontroller with CAU and RNGA Enabled	64 / 16	44 LQFP	-40 to +105 °C
MCF51JM64VLD	MCF51JM64 ColdFire Microcontroller	64 / 16	44 LQFP	-40 to +105 °C
MCF51JM32EVLK	MCF51JM32 ColdFire Microcontroller with CAU and RNGA Enabled	32 / 16	80 LQFP	-40 to +105 °C
MCF51JM32VLK	MCF51JM32 ColdFire Microcontroller	32 / 16	80 LQFP	-40 to +105 °C
MCF51JM32EVLH	MCF51JM32 ColdFire Microcontroller with CAU and RNGA Enabled	32 / 16	64 LQFP	-40 to +105 °C
MCF51JM32VLH	MCF51JM32 ColdFire Microcontroller	32 / 16	64 LQFP	-40 to +105 °C
MCF51JM32EVQH	MCF51JM32 ColdFire Microcontroller with CAU and RNGA Enabled	32 / 16	64 QFP	-40 to +105 °C
MCF51JM32VQH	MCF51JM32 ColdFire Microcontroller	32 / 16	64 QFP	-40 to +105 °C
MCF51JM32EVLD	MCF51JM32 ColdFire Microcontroller with CAU and RNGA Enabled	32 / 16	44 LQFP	-40 to +105 °C
MCF51JM32VLD	MCF51JM32 ColdFire Microcontroller	32 / 16	44 LQFP	-40 to +105 °C

Table 4. Pin Assignments by Package and Pin Sharing Priority (continued)

Pin Number			<-- Lowest Priority --> Highest		
80	64	44	Port Pin	Alt 1	Alt 2
16	16	11	PTE3	TPM1CH1	—
17	—	—	PTC7	—	—
18	—	—	PTH0	SDA2	—
19	—	—	PTH1	SCL2	—
20	—	—	PTH2	GPIO8	—
21	—	—	PTH3	GPIO9	—
22	—	—	PTH4	GPIO10	—
23	17	12	PTE4	MISO1	—
24	18	13	PTE5	MOSI1	—
25	19	14	PTE6	SPSCK1	—
26	20	15	PTE7	SS1	—
27	21	16	—	—	VDD
28	22	17	—	—	VSS
29	23	18	—	—	USBDN
30	24	19	—	—	USBDP
31	25	20	—	—	VUSB33
32	26	21	PTG0	KBIP0	USB_ALT_CLK
33	27	22	PTG1	KBIP1	—
34	28	—	PTA0	GPIO0	USB_SESSVLD
35	29	—	PTA1	GPIO1	USB_SESEND
36	30	—	PTA2	GPIO2	USB_VBUSVLD
37	31	—	PTA3	GPIO3	USB_PULLUP(D+)
38	32	—	PTA4	GPIO4	USB_DM_DOWN
39	33	—	PTA5	GPIO5	USB_DP_DOWN
40	—	—	PTA6	GPIO6	USB_ID
41	—	—	PTA7	GPIO7	—
42	34	23	PTB0	MISO2	ADP0
43	35	24	PTB1	MOSI2	ADP1
44	36	25	PTB2	SPSCK2	ADP2
45	37	26	PTB3	SS2	ADP3
46	38	27	PTB4	KBIP4	ADP4
47	39	28	PTB5	KBIP5	ADP5
48	40	—	PTB6	ADP6	—

Table 4. Pin Assignments by Package and Pin Sharing Priority (continued)

Pin Number			<-- Lowest Priority --> Highest		
80	64	44	Port Pin	Alt 1	Alt 2
49	41	—	PTB7	ADP7	—
50	42	29	PTD0	ADP8	ACMP+
51	43	30	PTD1	ADP9	ACMP-
52	44	31	—	—	VDDA
53	45		—	—	VREFH
54	46	32	—	—	VREFL
55	47		—	—	VSSA
56	48	33	PTD2	KBIP2	ACMPO
57	—	—	PTJ0	GPIO11	—
58	—	—	PTJ1	GPIO12	—
59	—	—	PTJ2	GPIO13	—
60	—	—	PTJ3	GPIO14	—
61	—	—	PTJ4	GPIO15	—
62	49	—	PTD3	KBIP3	ADP10
63	50	—	PTD4	ADP11	—
64	51	—	PTD5	—	—
65	52	—	PTD6	—	—
66	53	—	PTD7	—	—
67	54	34	PTG2	KBIP6	—
68	55	35	PTG3	KBIP7	—
69	56	36	—	BKGD	MS
70	57	37	PTG4	XTAL	—
71	58	38	PTG5	EXTAL	—
72	59	39	—	—	VSS
73	—	—	—	—	VDD
74	—	—	PTG6	—	—
75	—	—	PTG7	—	—
76	60	40	PTC0	SCL1	—
77	61	41	PTC1	SDA1	—
78	62	42	PTC2	IRO	—
79	63	43	PTC3	TXD2	—
80	64	44	PTC5	RXD2	—

³ 1s - Single Layer Board, one signal layer

⁴ 2s2p - Four Layer Board, 2 signal and 2 power layers

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad Eqn. 1$$

where:

T_A = Ambient temperature, °C θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W $P_D = P_{int} + P_{I/O}P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power $P_{I/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273°C) \quad Eqn. 2$$

Solving equations 1 and 2 for K gives:

$$K = P_D \times (T_A + 273°C) + \theta_{JA} \times (P_D)^2 \quad Eqn. 3$$

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations 1 and 2 iteratively for any value of T_A .

2.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (<http://www.aecouncil.com/>) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 8. ESD and Latch-up Test Conditions

Model	Description	Symbol	Value	Unit
Human Body	Series Resistance	R1	1500	Ω
	Storage Capacitance	C	100	pF
	Number of Pulse per pin	—	3	
Latch-up	Minimum input voltage limit		-2.5	V
	Maximum input voltage limit		7.5	V

Table 10. DC Characteristics (continued)

Num	C	Parameter	Symbol	Min	Typ ¹	Max	Unit	
7	P	Input low voltage; all digital inputs	V_{IL}	—	—	1.75 1.05	V	
		$V_{DD} = 5V$ $V_{DD} = 3V$						
8	P	Input hysteresis; all digital inputs	V_{hys}	$0.06 \times V_{DD}$			mV	
9	P	Input leakage current; input only pins ³	$ I_{Inl} $	—	0.1	1	μA	
10	P	High Impedance (off-state) leakage current ³	$ I_{OzL} $	—	0.1	1	μA	
11	P	Internal pullup resistors ⁴	R_{PU}	20	45	65	k Ω	
12	P	Internal pulldown resistors ⁵	R_{PD}	20	45	65	k Ω	
13		Internal pullup resistor to USBDP (to V_{USB33})	R_{PUPD}	Idle Transmit	900	1300	1575	k Ω
					1425	2400	3090	
14	C	Input Capacitance; all non-supply pins	C_{In}	—	—	8	pF	
15	D	RAM retention voltage ⁶	V_{RAM}	—	0.6	1.0	V	
16	P	POR rearm voltage	V_{POR}	0.9	1.4	2.0	V	
17	D	POR rearm time	t_{POR}	10	—	—	μs	
18	P	Low-voltage detection threshold — high range	V_{LVD1}	V_{DD} falling V_{DD} rising	3.9	4.0	4.1	V
					4.0	4.1	4.2	
19	P	Low-voltage detection threshold — low range	V_{LVD0}	V_{DD} falling V_{DD} rising	2.48	2.56	2.64	V
					2.54	2.62	2.70	
20	C	Low-voltage warning threshold — high range 1	V_{LVW3}	V_{DD} falling V_{DD} rising	4.5	4.6	4.7	V
					4.6	4.7	4.8	
21	P	Low-voltage warning threshold — high range 0	V_{LVW2}	V_{DD} falling V_{DD} rising	4.2	4.3	4.4	V
					4.3	4.4	4.5	
22	P	Low-voltage warning threshold — low range 1	V_{LVW1}	V_{DD} falling V_{DD} rising	2.84	2.92	3.00	V
					2.90	2.98	3.06	
23	C	Low-voltage warning threshold — low range 0	V_{LVW0}	V_{DD} falling V_{DD} rising	2.66	2.74	2.82	V
					2.72	2.80	2.88	
24	T	Low-voltage inhibit reset/recover hysteresis	V_{hys}	5 V 3 V	—	100 60	—	mV

Preliminary Electrical Characteristics

- ¹ Typical values are based on characterization data at 25°C unless otherwise stated.
- ² Operating voltage with USB enabled can be found in [Section 2.14, “USB Electricals.”](#)
- ³ Measured with $V_{IN} = V_{DD}$ or V_{SS} .
- ⁴ Measured with $V_{IN} = V_{SS}$.
- ⁵ Measured with $V_{IN} = V_{DD}$.
- ⁶ This is the voltage below which the contents of RAM are not guaranteed to be maintained.




Figure 5. Typical Low-side Drive (sink) characteristics – High Drive (PTxDs_n = 1)




Figure 6. Typical Low-side Drive (sink) characteristics – Low Drive (PTxDs_n = 0)




Figure 7. Typical High-side Drive (source) characteristics – High Drive (PTxDs_n = 1)




Figure 8. Typical High-side Drive (source) characteristics – Low Drive (PTxDs_n = 0)

2.6 Supply Current Characteristics

Table 11. Supply Current Characteristics

Num	C	Parameter	Symbol	V_{DD} (V)	Typical ¹	Max ²	Unit
1	C	Run supply current ³ measured at (CPU clock = 2 MHz, f_{Bus} = 1 MHz)	$R_{I_{DD}}$	5	4.0	7	mA
				3	4.0	7	
2	P	Run supply current ³ measured at (CPU clock = 16 MHz, f_{Bus} = 8 MHz)		5	19	30	mA
				3	18.7	30	
3	C	Run supply current ³ measured at (CPU clock = 48 MHz, f_{Bus} = 24 MHz)		5	45	70	mA
				3	44	70	

2.7 Analog Comparator (ACMP) Electricals

Table 12. Analog Comparator Electrical Specifications

Num	C	Rating	Symbol	Min	Typical	Max	Unit
1		Supply voltage	V_{DD}	2.7	—	5.5	V
2		Supply current (active)	I_{DDAC}	—	20	35	μA
3		Analog input voltage	V_{AIN}	$V_{SS} - 0.3$	—	V_{DD}	V
4		Analog input offset voltage	V_{AIO}		20	40	mV
5		Analog Comparator hysteresis	V_H	3.0	6.0	20.0	mV
6		Analog input leakage current	I_{ALKG}	--	--	1.0	μA
7		Analog Comparator initialization delay	t_{AINIT}	—	—	1.0	μs
8		Bandgap Voltage Reference Factory trimmed at $V_{DD} = 3.0$ V, Temp = 25°C	V_{BG}	1.19	1.20	1.21	V

2.8 ADC Characteristics

Table 13. 5 Volt 12-bit ADC Operating Conditions

Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
Supply voltage	Absolute	V_{DDA}	2.7	—	5.5	V	
	Delta to V_{DD} ($V_{DD} - V_{DDA}$) ²	ΔV_{DDA}	-100	0	+100	mV	
Ground voltage	Delta to V_{SS} ($V_{SS} - V_{SSA}$) ²	ΔV_{SSA}	-100	0	+100	mV	
Ref Voltage High		V_{REFH}	2.7	V_{DDA}	V_{DDA}	V	
Ref Voltage Low		V_{REFL}	V_{SSA}	V_{SSA}	V_{SSA}	V	
Input Voltage		V_{ADIN}	V_{REFL}	—	V_{REFH}	V	
Input Capacitance		C_{ADIN}	—	4.5	5.5	pF	
Input Resistance		R_{ADIN}	—	3	5	kΩ	
Analog Source Resistance	12 bit mode $f_{ADCK} > 4\text{MHz}$ $f_{ADCK} < 4\text{MHz}$	R_{AS}	—	—	2	kΩ	External to MCU
			—	—	5		
	10 bit mode $f_{ADCK} > 4\text{MHz}$ $f_{ADCK} < 4\text{MHz}$		—	—	5		
			—	—	10		
ADC Conversion Clock Freq.	High Speed (ADLPC=0)	f_{ADCK}	0.4	—	8.0	MHz	
	Low Power (ADLPC=1)		0.4	—	4.0		

¹ Typical values assume $V_{DDA} = 5.0\text{V}$, Temp = 25°C, $f_{ADCK}=1.0\text{MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.




Figure 9. ADC Input Impedance Equivalency Diagram

Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

Characteristic	Conditions	C	Symb	Min	Typ ¹	Max	Unit	Comment
Supply Current ADLPC=1 ADLSMP=1 ADCO=1		T	I _{DDAD}	—	133	—	µA	
Supply Current ADLPC=1 ADLSMP=0 ADCO=1		T	I _{DDAD}	—	218	—	µA	
Supply Current ADLPC=0 ADLSMP=1 ADCO=1		T	I _{DDAD}	—	327	—	µA	
Supply Current ADLPC=0 ADLSMP=0 ADCO=1		P	I _{DDAD}	—	0.582	1	mA	
Supply Current	Stop, Reset, Module Off		I _{DDAD}	—	0.011	1	µA	
ADC Asynchronous Clock Source	High Speed (ADLPC=0)	T	f _{ADACK}	2	3.3	5	MHz	$t_{ADACK} = 1/f_{ADACK}$
	Low Power (ADLPC=1)			1.25	2	3.3		

2.9 External Oscillator (XOSC) Characteristics

Table 15. Oscillator Electrical Specifications (Temperature Range = -40 to 105°C Ambient)

Num	C	Rating	Symbol	Min	Typ ¹	Max	Unit	
1		Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) <ul style="list-style-type: none"> • Low range (RANGE = 0) • High range (RANGE = 1) FEE or FBE mode ² • High range (RANGE = 1) PEE or PBE mode ³ • High range (RANGE = 1, HGO = 1) BLPE mode • High range (RANGE = 1, HGO = 0) BLPE mode 	f_{lo} f_{hi-fll} f_{hi-pll} f_{hi-hgo} f_{hi-lp}	32 1 1 1 1	— — — — —	38.4 5 16 16 8	kHz MHz MHz MHz MHz	
2		Load capacitors	C_1 C_2	See crystal or resonator manufacturer's recommendation.				
3		Feedback resistor <ul style="list-style-type: none"> • Low range (32 kHz to 38.4 kHz) • High range (1 MHz to 16 MHz) 	R_F		10 1		$M\Omega$ $M\Omega$	
4	—	Series resistor <ul style="list-style-type: none"> • Low range, low gain (RANGE = 0, HGO = 0) • Low range, high gain (RANGE = 0, HGO = 1) • High range, low gain (RANGE = 1, HGO = 0) • High range, high gain (RANGE = 1, HGO = 1) 	R_S	≥ 8 MHz 4 MHz 1 MHz ≥ 8 MHz 4 MHz 1 MHz	— — — — — —	0 100 0 0 0 0	— — — 0 10 20	$k\Omega$
5	T	Crystal start-up time ⁴ <ul style="list-style-type: none"> • Low range, low gain (RANGE = 0, HGO = 0) • Low range, high gain (RANGE = 0, HGO = 1) • High range, low gain (RANGE = 1, HGO = 0)⁵ • High range, high gain (RANGE = 1, HGO = 1)⁵ 	$t_{CSTL-LP}$ $t_{CSTL-HGO}$ $t_{CSTH-LP}$ $t_{CSTH-HGO}$		200 400 5 15		ms	
6	T	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) <ul style="list-style-type: none"> • FEE or FBE mode ² • PEE or PBE mode ³ • BLPE mode 	f_{extal}	0.03125 1 0	— — —	5 16 40	MHz MHz MHz	


¹ Data in Typical column was characterized at 5.0 V, 25°C or is typical recommended value.

² When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

³ When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.

⁴ This parameter is characterized and not tested on each device. Proper PC board-layout procedures must be followed to achieve specifications.

⁵ 4 MHz crystal

**Figure 13. Timer Input Capture Pulse**

2.11.3 MSCAN

Table 19. MSCAN Wake-up Pulse Characteristics

Num	C	Parameter	Symbol	Min	Typ ¹	Max	Unit
1	D	MSCAN Wake-up dominant pulse filtered	t_{WUP}			2	μs
2	D	MSCAN Wake-up dominant pulse pass	t_{WUP}	5		5	μs

¹ Typical values are based on characterization data at $V_{DD} = 5.0\text{V}$, 25°C unless otherwise stated.


2.12 SPI Characteristics

Table 20 and Figure 14 through Figure 17 describe the timing requirements for the SPI system.

Table 20. SPI Timing


No.	C	Function	Symbol	Min	Max	Unit
—	D	Operating frequency Master Slave	f_{op}	$f_{Bus}/2048$ 0	$f_{Bus}/2$ $f_{Bus}/4$	Hz
1	D	SPSCK period Master Slave	t_{SPSCK}	2 4	2048 —	t_{cyc} t_{cyc}
2	D	Enable lead time Master Slave	t_{Lead}	1/2 1	— —	t_{SPSCK} t_{cyc}
3	D	Enable lag time Master Slave	t_{Lag}	1/2 1	— —	t_{SPSCK} t_{cyc}
4	D	Clock (SPSCK) high or low time Master Slave	t_{WSPSCK}	$t_{cyc} - 30$ $t_{cyc} - 30$	1024 —	ns ns
5	D	Data setup time (inputs) Master Slave	t_{SU}	15 15	— —	ns ns
6	D	Data hold time (inputs) Master Slave	t_{HI}	0 25	— —	ns ns
7	D	Slave access time	t_a	—	1	t_{cyc}
8	D	Slave MISO disable time	t_{dis}	—	1	t_{cyc}
9	D	Data valid (after SPSCK edge) Master Slave	t_v	— —	25 25	ns ns
10	D	Data hold time (outputs) Master Slave	t_{HO}	0 0	— —	ns ns
11	D	Rise time Input Output	t_{RI} t_{RO}	— —	$t_{cyc} - 25$ 25	ns ns
12	D	Fall time Input Output	t_{FI} t_{FO}	— —	$t_{cyc} - 25$ 25	ns ns

Preliminary Electrical Characteristics



NOTES:

1. SS⁽¹⁾ output mode (DDS7 = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 14. SPI Master Timing (CPHA = 0)

NOTES:

1. SS⁽¹⁾ output mode (DDS7 = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 15. SPI Master Timing (CPHA = 1)




Figure 16. SPI Slave Timing (CPHA = 0)




Figure 17. SPI Slave Timing (CPHA = 1)

2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply.

Table 21. Flash Characteristics

Num	C	Characteristic	Symbol	Min	Typ ¹	Max	Unit
1		Supply voltage for program/erase	V _{prog/erase}	2.7		5.5	V
2		Supply voltage for read operation	V _{Read}	2.7		5.5	V
3		Internal FCLK frequency ²	f _{FCLK}	150		200	kHz
4		Internal FCLK period (1/FCLK)	t _{Fcyc}	5		6.67	μs
5		Byte program time (random location) ⁽²⁾	t _{prog}	9			t _{Fcyc}
6		Byte program time (burst mode) ⁽²⁾	t _{Burst}	4			t _{Fcyc}
7		Page erase time ³	t _{Page}	4000			t _{Fcyc}
8		Mass erase time ⁽²⁾	t _{Mass}	20,000			t _{Fcyc}
9	C	Program/erase endurance ⁴ T _L to T _H = -40°C to + 105°C T = 25°C		10,000 —	— 100,000	— —	cycles
10		Data retention ⁵	t _{D_ret}	15	100	—	years

¹ Typical values are based on characterization data at V_{DD} = 5.0 V, 25°C unless otherwise stated.

² The frequency of this clock is controlled by a software setting.

³ These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

⁴ Typical endurance for Flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory*.

⁵ Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, *Typical Data Retention for Nonvolatile Memory*.

2.14 USB Electricals

The USB electricals for the USBOTG module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit <http://www.usb.org>.

If the Freescale USBOTG implementation requires additional or deviant electrical characteristics, this space would be used to communicate that information.




Figure 25. 64-pin QFP Diagram - II

 <p>© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.</p>	MECHANICAL OUTLINES DICTIONARY	DOCUMENT NO: 98ASB42844B				
		PAGE: 840B				
	DO NOT SCALE THIS DRAWING	REV: B				
NOTES:						
<p>1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.</p> <p>2. CONTROLLING DIMENSION: MILLIMETER.</p> <p>3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.</p> <p>4. DATUMS A-B AND -D- TO BE DETERMINED AT DATUM PLANE -H-.</p> <p> DIMENSIONS TO BE DETERMINED AT SEATING PLANE -C-.</p> <p> DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PER SIDE. DIMENSIONS DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.</p> <p> DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.</p>						
<p>TITLE: 64LD QFP (14 X 14)</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">CASE NUMBER: 840B-01</td> </tr> <tr> <td style="padding: 2px;">STANDARD: NON-JEDEC</td> </tr> <tr> <td style="padding: 2px; vertical-align: bottom;">PACKAGE CODE: 6057</td> <td style="padding: 2px; vertical-align: bottom;">SHEET: 3 OF 4</td> </tr> </table>			CASE NUMBER: 840B-01	STANDARD: NON-JEDEC	PACKAGE CODE: 6057	SHEET: 3 OF 4
CASE NUMBER: 840B-01						
STANDARD: NON-JEDEC						
PACKAGE CODE: 6057	SHEET: 3 OF 4					

Figure 26. 64-pin QFP Diagram - III