



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	CANbus, I ² C, SCI, SPI, USB OTG
Peripherals	LVD, PWM, WDT
Number of I/O	66
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf51jm32evlk

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	MCF51JM128 Family Conf	igurations	Figure 13.Timer Input Capture Pulse	
			Figure 14.SPI Master Timing (CPHA = 0)	32
	1.2 Block Diagram		Figure 15.SPI Master Timing (CPHA = 1)	
			Figure 16.SPI Slave Timing (CPHA = 0)	
	1.4 Part Numbers		Figure 17.SPI Slave Timing (CPHA = 1)	
	1.5 Pinouts and Packagi	ng	Figure 18.80-pin LQFP Diagram - I	
2		acteristics	Figure 19.80-pin LQFP Diagram - II	
		tion	Figure 20.80-pin LQFP Diagram - III	38
		Ratings	Figure 21.64-pin LQFP Diagram - I	
		tics	Figure 22.64-pin LQFP Diagram - II	
		ge (ESD) Protection Characteristics	Figure 23.64-pin LQFP Diagram - III	
		17	Figure 24.64-pin QFP Diagram - I	
		18	Figure 25.64-pin QFP Diagram - II	
		acteristics	Figure 26.64-pin QFP Diagram - III	
		ACMP) Electricals	Figure 27.44-pin LQFP Diagram - I	
	•	23	Figure 28.44-pin LQFP Diagram - II	
		(OSC) Characteristics 26	Figure 29.44-pin LQFP Diagram - III	
		27		•••
		28	List of Tables	
		31	Table 1. MCF51JM128 Series Device Comparison	. 3
		34	Table 2. MCF51JM128 Series Functional Units	
		34	Table 3. Orderable Part Number Summary	. 8
		35	Table 4. Pin Assignments by Package and Pin Sharing Priority	
3		gs36	Table 5. Parameter Classifications	
Ü			Table 6. Absolute Maximum Ratings	16
		39	Table 7. Thermal Characteristics	
		42	Table 8. ESD and Latch-up Test Conditions	
		45	Table 9. ESD and Latch-Up Protection Characteristics	
4		48	Table 10.DC Characteristics	
7	revision mistory		Table 11. Supply Current Characteristics	
Li	ist of Figures		Table 12. Analog Comparator Electrical Specifications	
F	Figure 1. MCF51JM128 Block	Diagram 4	Table 13.5 Volt 12-bit ADC Operating Conditions	
			Table 14.5 Volt 12-bit ADC Characteristics (VREFH = VDDA, VR	
		P	= VSSA)	
			Table 15.Oscillator Electrical Specifications (Temperature Rang	
		ve (sink) characteristics – High Drive	–40 to 105×C Ambient)	
		20	Table 16.MCG Frequency Specifications (Temperature Range =	
F		ve (sink) characteristics - Low Drive	to 125×C Ambient)	
		20	Table 17. Control Timing	
F		ve (source) characteristics – High	Table 18.TPM Input Timing	
			Table 19.MSCAN Wake-up Pulse Characteristics	
F		ve (source) characteristics – Low Drive	Table 20.SPI Timing	
•			Table 21.Flash Characteristics	
F		e Equivalency Diagram 24	Table 22.Internal USB 3.3V Voltage Regulator Characteristics .	
			Table 23.Internal Revision History	
		29	Table 24.Changes Between Revisions	
		k		٠.
	-g			



1.1 Device Comparison

The MCF51JM128 series consists of the devices compared in Table 1.

Table 1. MCF51JM128 Series Device Comparison

Feature		CF51JM1	28	MCF51JM64			MCF51JM32				
Feature	80-pin	64-pin	44-pin	80-pin	oin 64-pin 44-pin		80-pin	64-pin	44-pin		
Flash memory size (KB)	128 64					128 64 3					
RAM size (KB)		16			16			16			
V1 ColdFire core with BDM (background debug module)	Yes										
ACMP (analog comparator)					Yes						
ADC channels (12-bit)	1	2	8	1	2	8	1	2	8		
CAN (controller area network)	Yes	Yes	No	Yes	Yes	No	Yes	Yes	No		
RNGA + CAU					Yes ¹						
CMT (carrier modulator timer)					Yes						
COP (computer operating properly)					Yes						
IIC1 (inter-integrated circuit)					Yes						
IIC2	Yes	N	lo	Yes	No		Yes No		lo		
IRQ (interrupt request input)		I.		L	Yes		I.	L			
KBI (keyboard interrupts)	8	8	6	8	8	6	8	8	6		
LVD (low-voltage detector)		I		I	Yes	I	I	I			
MCG (multipurpose clock generator)					Yes						
Port I/O ²	66	51	33	66	51	33	66	51	33		
RGPIO (rapid general-purpose I/O)	16	6	0	16	6	0	16	6	0		
RTC (real-time counter)					Yes						
SCI1 (serial communications interface)					Yes						
SCI2					Yes						
SPI1 (serial peripheral interface)					Yes						
SPI2					Yes						
TPM1 (timer/pulse-width modulator) channels	6	6	4	6	6	4	6	6	4		
TPM2 channels	2					1					
USBOTG (USB On-The-Go dual-role controller)					Yes						
XOSC (crystal oscillator)					Yes						
<u></u>											

¹ Only existed on special part number



1.3 Features

Table 2 describes the functional units of the MCF51JM128 series.

Table 2. MCF51JM128 Series Functional Units

Unit	Function
CF1CORE (V1 ColdFire core)	Executes programs and interrupt handlers
BDM (background debug module)	Provides a single-pin debugging interface (part of the V1 ColdFire core)
DBG (debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core)
SYSCTL (system control)	Provides LVD, COP, external interrupt request, and so on
FLASH (flash memory)	Provides storage for program code and constants
RAM (random-access memory)	Provides storage for program code, constants, and variables
RGPIO (rapid general-purpose input/output)	Allows I/O port access at CPU clock speeds
VREG (voltage regulator)	Controls power management throughout the device
USBOTG (USB On-The-Go)	Supports the USB On-The-Go dual-role controller
ADC (analog-to-digital converter)	Measures analog voltages at up to 12 bits of resolution
TPM1, TPM2 (timer/pulse-width modulators)	Provide a variety of timing-based features
CF1_INTC (interrupt controller)	Controls and prioritizes all device interrupts
CAU (cryptographic acceleration unit)	Co-processor support for DES, 3DES, AES, MD5, and SHA-1
RNGA (random number generator accelerator)	32-bit random number generator that complies with FIPS-140
RTC (real-time counter)	Provides a constant-time base with optional interrupt
ACMP (analog comparator)	Compares two analog inputs
CMT (carrier modulator timer)	Infrared output used for the Remote Controller
IIC1, IIC2 (inter-integrated circuits)	Supports the standard IIC communications protocol
KBI (keyboard interrupt)	Provides pin interrupt capabilities
MCG (multipurpose clock generator)	Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources
XOSC (crystal oscillator)	Supports low/high range crystals
CAN (controller area network)	Supports standard CAN communications protocol
SCI1, SCI2 (serial communications interfaces)	Serial communications UARTs that can support RS-232 and LIN protocols
SPI1, SPI2 (serial peripheral interfaces)	Provide a 4-pin synchronous serial interface



1.3.1 Feature List

- 32-bit Version 1 ColdFire Central Processor Unit (CPU)
 - Up to 50.33 MHz at 2.7 V 5.5 V
 - Performance (Dhrystone 2.1):
 - 0.94 Dhrystone 2.1 MIPS per MHz when running from internal RAM
 - 0.76 Dhrystone 2.1 MIPS per MHz when running from flash
 - Implements Instruction Set Revision C (ISA_C)
 - Supports up to 30 peripheral interrupt requests and seven software interrupts
- · On-chip memory
 - Up to 128 KB Flash memory with read/program/erase over full operating voltage and temperature range
 - Up to 16 KB static random access memory (RAM)
 - Security circuitry to prevent unauthorized access to RAM and flash contents
- · Power-saving modes
 - Two low-power stop plus wait modes
 - Peripheral clock enable register can disable clocks to unused modules, thereby reducing currents; this behavior allows clocks to remain enabled to specific perhipherals in Stop3 mode
 - Very lower power real-time counter for use in run, wait, and stop modes with internal and external clock sources
- Four Clock Source Options
 - Oscillator (XOSC) Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - FLL/PLL controlled by internal or external reference
 - Trimmable internal reference allows 0.2% resolution and 2% deviation
- System protection features
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
 - Low-voltage detection with reset or interrupt; selectable trip points
 - Illegal opcode and illegal address detection with programmable reset or exception response
 - Flash block protection
- Debug support
 - Single-wire Background debug interface
 - 4 Program Counters plus two address (optional data) breakpoint registers with programmable 1- or 2-level trigger response
 - 64-entry processor status and debug data trace buffer with programmable start/stop conditions
- Universal Serial Bus (USB) On-The-Go dual-role controller
 - Full-speed USB device controller
 - Fully compliant with USB specification 1.1 and 2.0
 - 16 bidirectional endpoints, with double buffering to provide the maximum throughput
 - Supports control, bulk, interrupt, and isochronous endpoints
 - Supports bus-powered capability with low-power consumption
 - Full-speed / low-speed host controller
 - Host mode allows control, bulk, interrupt, and isochronous transfers
 - OTG protocol logic
 - On-chip USB transceiver
 - On-chip 3.3 V USB regulator and pull-up resistors save system cost



- Controller area network (MSCAN)
 - Implementation of the CAN protocol Version 2.0A/B
 - Five receive buffers with FIFO storage scheme
 - Three transmit buffers with internal prioritization using a "local priority" concept
 - Flexible maskable identifier filter programmable as 2x32-bit, 4x16-bit, or 8x8-bit
 - Programmable wakeup functionality with integrated low-pass filter
 - Programmable loopback mode supports self-test operation
 - Programmable bus-off recovery functionality
 - Internal timer for time-stamping of received and transmitted messages
- Cryptographic acceleration unit (CAU)
 - Co-processor support of DES, 3DES, AES, MD5, and SHA-1
- Random number generator accelerator (RNGA)
 - 32-bit random number generator that complies with FIPS-140
- Analog-to-digital converter (ADC)
 - 12-channel, 12-bit resolution
 - Output formatted in 12-, 10-, or 8-bit right-justified format
 - Single or continuous conversion, and selectable asynchronous hardware conversion trigger
 - Operation in Stop3 mode
 - Automatic compare function
 - Internal temperature sensor
- Analog comparators (ACMP)
 - Selectable interrupt on rising edge, falling edge, or either rising or falling edges of comparator output
 - Option to compare to fixed internal bandgap reference voltage
 - Option to route output to TPM module
 - Operation in Stop3 mode
- Inter-integrated circuit (IIC)
 - Up to 100 kbps with maximum bus loading
 - Multi-master operation
 - Programmable slave address
 - Supports broadcast mode and 10-bit address extension
- Serial communications interfaces (SCI)
 - Two SCIs with full-duplex, non-return-to-zero (NRZ) format
 - LIN master extended break generation
 - LIN slave extended break detection
 - Programmable 8-bit or 9-bit character length
 - Wake up on active edge
- Serial peripheral interfaces (SPI)
 - Two serial peripheral interfaces with full-duplex or single-wire bidirectional
 - Double-buffered transmit and receive
 - Programmable transmit bit rate, phase, polarity, and Slave Select output
 - MSB-first or LSB-first shifting
- Timer/pulse width modulator (TPM)
 - 16-bit free-running or modulo up/down count operation
 - Up to eight channels, where each channel can be an input capture, output compare, or edge-aligned PWM
 - One interrupt per channel plus terminal count interrupt



1.5 Pinouts and Packaging

Figure 2 shows the pinout of the 80-pin LQFP.




Figure 2. 80-pin LQFP



Figure 4 shows the pinout of the 44-pin LQFP.




Figure 4. 44-pin LQFP

Table 4 shows the package pin assignments.

Table 4. Pin Assignments by Package and Pin Sharing Priority

Pin Number			< Lowest Priority > Highest					
80	64	44	Port Pin	Alt 1	Alt 2			
1	1	1	PTC4		_			
2	2	2	_	IRQ	TPMCLK			
3	3	3	_	RESET	_			
4	4	4	PTF0	TPM1CH2	_			
5	5	5	PTF1	TPM1CH3	_			
6	6	_	PTF2	TPM1CH4	_			
7	7	-	PTF3	TPM1CH5				
8	8	6	PTF4	TPM2CH0	BUSCLK_OUT			
9	9		PTC6	RXCAN				
10	10	-	PTF7	TXCAN				
11	11	7	PTF5	TPM2CH1				
12	12		PTF6					
13	13	8	PTE0	TXD1	_			
14	14	9	PTE1	RXD1	_			
15	15	10	PTE2	TPM1CH0				

MCF51JM128 ColdFire Microcontroller, Rev. 4



Table 6. Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Supply voltage	V_{DD}	-0.3 to + 5.8	V
Input voltage	V _{In}	-0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) ¹ , ² , ³	I _D	± 25	mA
Maximum current into V _{DD}	I _{DD}	120	mA
Storage temperature	T _{stg}	-55 to +150	°C
Maximum junction temperature	T _J	150	°C

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} is small.

Table 7. Thermal Characteristics

Rating		Symbol	Value	Unit
Operating temperature range (packaged)		T _A	-40 to +105	°C
Thermal resistance ^{1,2,3,4}				
80-pin LQFP				
	1s		52	
	2s2p		40	
64-pin LQFP				
	1s		65	
	2s2p	$\theta_{\sf JA}$	47	°C/W
64-pin QFP				
	1s		54	
	2s2p		40	
44-pin LQFP				
	1s		69	
	2s2p		48	

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

 $^{^{2}}$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load shunt current is greater than maximum injection current. This is the greatest risk when the MCU is not consuming power. Examples: if no system clock is present or if the clock rate is low, which would reduce overall power consumption.

² Junction to Ambient Natural Convection



³ 1s - Single Layer Board, one signal layer

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 T_A = Ambient temperature, ${}^{\circ}C\theta_{JA}$ = Package thermal resistance, junction-to-ambient, ${}^{\circ}C/WP_D$ = P_{int} + $P_{I/O}P_{int}$ = $I_{DD} \times V_{DD}$, Watts — chip internal power $P_{I/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 Eqn. 2

Solving equations 1 and 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations 1 and 2 iteratively for any value of T_A .

2.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.


Table 8. ESD and Latch-up Test Conditions

Model	Description	Symbol	Value	Unit
	Series Resistance	R1	1500	Ω
Human Body	Storage Capacitance	С	100	pF
	Number of Pulse per pin	_	3	
Latch-up	Minimum input voltage limit		-2.5	V
Latori-up	Maximum input voltage limit		7.5	V

⁴ 2s2p - Four Layer Board, 2 signal and 2 power layers



- ¹ Typical values are based on characterization data at 25°C unless otherwise stated.
- ² Operating voltage with USB enabled can be found in Section 2.14, "USB Electricals."
- ³ Measured with $V_{In} = V_{DD}$ or V_{SS} .
- ⁴ Measured with $V_{In} = V_{SS}$.
- ⁵ Measured with $V_{In} = V_{DD}$.
- ⁶ This is the voltage below which the contents of RAM are not guaranteed to be maintained.







Figure 5. Typical Low-side Drive (sink) characteristics – High Drive (PTxDSn = 1)







Figure 6. Typical Low-side Drive (sink) characteristics – Low Drive (PTxDSn = 0)










Figure 7. Typical High-side Drive (source) characteristics – High Drive (PTxDSn = 1)





21

Figure 8. Typical High-side Drive (source) characteristics – Low Drive (PTxDSn = 0)

2.6 Supply Current Characteristics

Table 11. Supply Current Characteristics

Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
1	С	Run supply current ³ measured at (CPU clock =		5	4.0	7	m ^
		2 MHz, f _{Bus} = 1 MHz)		3	4.0	7	mA
2	Р	Run supply current ³ measured at (CPU clock =	RI _{DD}	5	19	30	
		16 MHz, f _{Bus} = 8 MHz)	55	3	18.7	30	mA
3	С	Run supply current ³ measured at (CPU clock =		5	45	70	^
		48 MHz, f _{Bus} = 24 MHz)		3	44	70	mA






Figure 9. ADC Input Impedance Equivalency Diagram

Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit	Comment
Supply Current ADLPC=1 ADLSMP=1 ADCO=1		Т	I _{DDAD}		133		μА	
Supply Current ADLPC=1 ADLSMP=0 ADCO=1		Т	I _{DDAD}	_	218	_	μА	
Supply Current ADLPC=0 ADLSMP=1 ADCO=1		Т	I _{DDAD}	_	327	_	μА	
Supply Current ADLPC=0 ADLSMP=0 ADCO=1		Р	I _{DDAD}		0.582	1	mA	
Supply Current	Stop, Reset, Module Off		I _{DDAD}	_	0.011	1	μА	
ADC	High Speed (ADLPC=0)	Т	f _{ADACK}	2	3.3	5	MHz	t _{ADACK} =
Asynchronous Clock Source	Low Power (ADLPC=1)			1.25	2	3.3		1/f _{ADACK}



Table 14. 5 Volt 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit	Comment
	Short Sample (ADLSMP=0)	Т	t _{ADC}	_	20	_	ADCK	See Table 9 for
(Including sample time)	Long Sample (ADLSMP=1)	•		_	40	_	cycles	conversion time variances
Sample Time	Short Sample (ADLSMP=0)	Т	t _{ADS}	_	3.5	_	ADCK	
	Long Sample (ADLSMP=1)			_	23.5	_	cycles	
Total Unadjusted	12 bit mode	Т	E _{TUE}	_	±3.0	_	LSB ²	Includes
Error	10 bit mode	Р	-	_	±1	±2.5		quantization
	8 bit mode	Т	-	_	±0.5	±1.0		
Differential	12 bit mode	Т	DNL	_	±1.75	_	LSB ²	
Non-Linearity	10 bit mode ³	Р	-	_	±0.5	±1.0		
	8 bit mode ³	Т	=	_	±0.3	±0.5	_	
Integral	12 bit mode	Т	INL	_	±1.5	_	LSB ²	
Non-Linearity	10 bit mode	Т	-	_	±0.5	±1.0		
	8 bit mode	Т	=	_	±0.3	±0.5	_	
Zero-Scale Error	12 bit mode	Т	E _{ZS}	_	±1.5	_	LSB ²	V _{ADIN} = V _{SSAD}
	10 bit mode	Р	-	_	±0.5	±1.5		
	8 bit mode	Т	-	_	±0.5	±0.5		
Full-Scale Error	12 bit mode	Т	E _{FS}	_	±1	_	LSB ²	$V_{ADIN} = V_{DDAD}$
	10 bit mode	Т		_	±0.5	±1		
	8 bit mode	Т	=	_	±0.5	±0.5	_	
Quantization	12 bit mode	D	EQ	_	-1 to 0	_	LSB ²	
Error	10 bit mode			_	_	±0.5		
	8 bit mode			_	_	±0.5	_	
Input Leakage	12 bit mode	D	E _{IL}	_	±1	_	LSB ²	Pad leakage ⁴ *
Error	10 bit mode			_	±0.2	±2.5	_	R _{AS}
	8 bit mode	1		_	±0.1	±1		
Temp Sensor Voltage	25°C	D	V _{TEMP25}	_	1.396	_	V	
Temp Sensor	-40°C - 25°C	D	m	_	3.266	_	mV/°C	
Slope	25°C - 125°C	1		_	3.638	_		

Typical values assume V_{DDA} = 5.0V, Temp = 25°C, f_{ADCK}=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{REFH} - V_{REFL})/2^{N}$

³ Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.

2.9 External Oscillator (XOSC) Characteristics

Table 15. Oscillator Electrical Specifications (Temperature Range = −40 to 105°C Ambient)

Num	С	Rating	Symbol	Min	Typ ¹	Max	Unit
1		Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) • Low range (RANGE = 0) • High range (RANGE = 1) FEE or FBE mode ² • High range (RANGE = 1) PEE or PBE mode ³ • High range (RANGE = 1, HGO = 1) BLPE mode • High range (RANGE = 1, HGO = 0) BLPE mode	f _{lo} f _{hi-fll} f _{hi-pll} f _{hi-hgo} f _{hi-lp}	32 1 1 1 1		38.4 5 16 16 8	kHz MHz MHz MHz MHz
2		Load capacitors	C ₁ C ₂			or resonato ecommend	
3		Feedback resistor • Low range (32 kHz to 38.4 kHz) • High range (1 MHz to 16 MHz)	R _F		10 1		ΜΩ ΜΩ
4	_	Series resistor • Low range, low gain (RANGE = 0, HGO = 0) • Low range, high gain (RANGE = 0, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz • High range, low gain (RANGE = 1, HGO = 0) • High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S		0 100 0		kΩ
5	Т	Crystal start-up time ⁴ • Low range, low gain (RANGE = 0, HGO = 0) • Low range, high gain (RANGE = 0, HGO = 1) • High range, low gain (RANGE = 1, HG0 = 0) ⁵ • High range, high gain (RANGE = 1, HG0 = 1) ⁵	tCSTL-LP tCSTL-HGO tCSTH-LP tCSTH-HGO	_ _ _ _	200 400 5 15	_ _ _ _	ms
6	Т	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) • FEE or FBE mode ² • PEE or PBE mode ³ • BLPE mode	f _{extal}	0.03125 1 0		5 16 40	MHz MHz MHz

¹ Data in Typical column was characterized at 5.0 V, 25°C or is typical recommended value.

When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.

⁴ This parameter is characterized and not tested on each device. Proper PC board-layout procedures must be followed to achieve specifications.

⁵ 4 MHz crystal



2.10 MCG Specifications

Table 16. MCG Frequency Specifications (Temperature Range = −40 to 125°C Ambient)

Num	С	Rati	ng	Symbol	Min	Typical ¹	Max	Unit
1	Р	Internal reference frequency = 5 V and temperature = 25	y - factory trimmed at V _{DD} °C	f _{int_ft}	_	32.768	_	kHz
2	Р	Average internal reference t	frequency – untrimmed	f _{int_ut}	31.25	_	39.0625	kHz
3	Т	Internal reference startup tii	me	t _{irefst}	_	60	100	μS
	Р	DCO output frequency	Low range (DRS=00)		16	_	20	
4	Р	range - untrimmed ²	Mid range (DRS=01)	f _{dco_ut}	32	_	40	MHz
	Р		High range (DRS=10)		48	_	60	
	Р	DCO output frequency ²	Low range (DRS=00)		_	19.92	_	
5	Р		Mid range (DRS=01)	f _{dco_DMX32}	_	39.85	_	MHz
	Р	and DMX32 = 1	High range (DRS=10)		_	59.77	_	
6	D	Resolution of trimmed DCO voltage and temperature (us		Δf _{dco_res_t}	_	±0.1	±0.2	%f _{dco}
7	D	Resolution of trimmed DCO voltage and temperature (no		Δf _{dco_res_t}	_	±0.2	±0.4	%f _{dco}
8	D	Total deviation of trimmed D voltage and temperature	CO output frequency over	Δf_{dco_t}	_	0.5 -1.0	±2	%f _{dco}
9	D	Total deviation of trimmed D fixed voltage and temperatu		Δf_{dco_t}	_	±0.5	±1	%f _{dco}
10	D	FLL acquisition time ³		t _{fll_acquire}	_	_	1	ms
11	D	PLL acquisition time ⁴		t _{pll_acquire}	_	_	1	ms
12	D	Long term Jitter of DCO out 2ms interval) 5	put clock (averaged over	C _{Jitter}	_	0.02	0.2	%f _{dco}
13	D	VCO operating frequency		f _{vco}	7.0	_	55.0	MHz
14	D	Jitter of PLL output clock me	easured over 625 ns ⁶	f _{pll_jitter_625ns}	_	0.566 ⁵	_	%f _{pll}
15	D	Lock entry frequency tolera	nce ⁷	D _{lock}	±1.49	_	±2.98	%
16	D	Lock exit frequency tolerand	ce ⁸	D _{unl}	±4.47	_	±5.97	%
17	D	Lock time — FLL		t _{fil_lock}	_	_	t _{fll_acquire+} 1075(1/fint_t)	S
18	D	Lock time — PLL		t _{pll_lock}	_	_	t _{pll_acquire+} 1075(1/ ^f pll_r ef)	s
19	D	Loss of external clock minin = 0	num frequency – RANGE	f _{loc_low}	(3/5) x f _{int}	_	_	kHz

Data in Typical column was characterized at 5.0 V, 25C or is typical recommended value

² The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

³ This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁴ This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.






Figure 13. Timer Input Capture Pulse

2.11.3 MSCAN

Table 19. MSCAN Wake-up Pulse Characteristics

Num	С	Parameter	Symbol	Min	Typ ¹	Max	Unit
1	D	MSCAN Wake-up dominant pulse filtered	t _{WUP}			2	μS
2	D	MSCAN Wake-up dominant pulse pass	t _{WUP}	5		5	μS

Typical values are based on characterization data at $V_{DD} = 5.0V$, 25°C unless otherwise stated.



3.2 64-pin LQFP




Figure 21. 64-pin LQFP Diagram - I






Figure 25. 64-pin QFP Diagram - II



Mechanical Outline Drawings

TITLE:

64LD QFP (14 X 14)

**	MECHANICAL OUTLINES	DOCUMENT NO: 98ASB42844B		
FITE ESCALE SENIORMINATE IN A LIBITATE DESERVED.	DICTIONARY	PAGE:	840B	
© FREESCALE SENICONDUCTOR ENTICONTUNCTURE ECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED INECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED RSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED RSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED	DO NOT SCALE THIS DRAWING	REV:	В	
NOTES:				
1. DIMENSIONING AND TOLERANC	CING PER ASME Y14.5M, 1994.			
2. CONTROLLING DIMENSION: MIL	LIMETER.			
	TED AT BOTTOM OF LEAD AND IS P PLASTIC BODY AT THE BOTTOM O			
4. DATUMS A-B AND -D- TO E	BE DETERMINED AT DATUM PLANE	-H		
🛕 DIMENSIONS TO BE DETERMIN	ED AT SEATING PLANE -C			
	Mold protrusion, allowable f De Mold Mismatch and are dete			
Shall BE 0.08mm Total in	DE DAMBAR PROTRUSION. ALLOWAB I EXCESS OF THE DIMENSION AT M DT BE LOCATED ON THE LOWER	AXIMUM MAT	ERIAL	

Figure 26. 64-pin QFP Diagram - III

CASE NUMBER: 840B-01

STANDARD: NON-JEDEC
PACKAGE CODE: 6057

SHEET:

3 OF 4

MCF51JM128 ColdFire Microcontroller, Rev. 4



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008, 2009, 2010, 2011. All rights reserved.

MCF51JM128 Rev. 4 05/2012

