



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | Coldfire V1 |
| Core Size | 32-Bit Single-Core |
| Speed | 50MHz |
| Connectivity | CANbus, I ² C, SCI, SPI, USB OTG |
| Peripherals | LVD, PWM, WDT |
| Number of I/O | 51 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16К х 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 12x12b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51jm32vlh |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1.3 Features

Table 2 describes the functional units of the MCF51JM128 series.

| Unit | Function |
|---|--|
| CF1CORE (V1 ColdFire core) | Executes programs and interrupt handlers |
| BDM (background debug module) | Provides a single-pin debugging interface (part of the V1 ColdFire core) |
| DBG (debug) | Provides debugging and emulation capabilities (part of the V1 ColdFire core) |
| SYSCTL (system control) | Provides LVD, COP, external interrupt request, and so on |
| FLASH (flash memory) | Provides storage for program code and constants |
| RAM (random-access memory) | Provides storage for program code, constants, and variables |
| RGPIO (rapid general-purpose input/output) | Allows I/O port access at CPU clock speeds |
| VREG (voltage regulator) | Controls power management throughout the device |
| USBOTG (USB On-The-Go) | Supports the USB On-The-Go dual-role controller |
| ADC (analog-to-digital converter) | Measures analog voltages at up to 12 bits of resolution |
| TPM1, TPM2 (timer/pulse-width modulators) | Provide a variety of timing-based features |
| CF1_INTC (interrupt controller) | Controls and prioritizes all device interrupts |
| CAU (cryptographic acceleration unit) | Co-processor support for DES, 3DES, AES, MD5, and SHA-1 |
| RNGA (random number generator accelerator) | 32-bit random number generator that complies with FIPS-140 |
| RTC (real-time counter) | Provides a constant-time base with optional interrupt |
| ACMP (analog comparator) | Compares two analog inputs |
| CMT (carrier modulator timer) | Infrared output used for the Remote Controller |
| IIC1, IIC2 (inter-integrated circuits) | Supports the standard IIC communications protocol |
| KBI (keyboard interrupt) | Provides pin interrupt capabilities |
| MCG (multipurpose clock generator) | Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources |
| XOSC (crystal oscillator) | Supports low/high range crystals |
| CAN (controller area network) | Supports standard CAN communications protocol |
| SCI1, SCI2 (serial communications interfaces) | Serial communications UARTs that can support RS-232 and LIN protocols |
| SPI1, SPI2 (serial peripheral interfaces) | Provide a 4-pin synchronous serial interface |



1.3.1 Feature List

- 32-bit Version 1 ColdFire Central Processor Unit (CPU)
 - Up to 50.33 MHz at 2.7 V 5.5 V
 - Performance (Dhrystone 2.1):
 - 0.94 Dhrystone 2.1 MIPS per MHz when running from internal RAM
 - 0.76 Dhrystone 2.1 MIPS per MHz when running from flash
 - Implements Instruction Set Revision C (ISA_C)
 - Supports up to 30 peripheral interrupt requests and seven software interrupts
- On-chip memory
 - Up to 128 KB Flash memory with read/program/erase over full operating voltage and temperature range
 - Up to 16 KB static random access memory (RAM)
 - Security circuitry to prevent unauthorized access to RAM and flash contents
- Power-saving modes
 - Two low-power stop plus wait modes
 - Peripheral clock enable register can disable clocks to unused modules, thereby reducing currents; this behavior allows clocks to remain enabled to specific perhipherals in Stop3 mode
 - Very lower power real-time counter for use in run, wait, and stop modes with internal and external clock sources
- Four Clock Source Options
 - Oscillator (XOSC) Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - FLL/PLL controlled by internal or external reference
 - Trimmable internal reference allows 0.2% resolution and 2% deviation
- System protection features
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
 - Low-voltage detection with reset or interrupt; selectable trip points
 - Illegal opcode and illegal address detection with programmable reset or exception response
 - Flash block protection
- Debug support
 - Single-wire Background debug interface
 - 4 Program Counters plus two address (optional data) breakpoint registers with programmable 1- or 2-level trigger response
 - 64-entry processor status and debug data trace buffer with programmable start/stop conditions
- Universal Serial Bus (USB) On-The-Go dual-role controller
 - Full-speed USB device controller
 - Fully compliant with USB specification 1.1 and 2.0
 - 16 bidirectional endpoints, with double buffering to provide the maximum throughput
 - Supports control, bulk, interrupt, and isochronous endpoints
 - Supports bus-powered capability with low-power consumption
 - Full-speed / low-speed host controller
 - Host mode allows control, bulk, interrupt, and isochronous transfers
 - OTG protocol logic
 - On-chip USB transceiver
 - On-chip 3.3 V USB regulator and pull-up resistors save system cost



- Controller area network (MSCAN)
 - Implementation of the CAN protocol Version 2.0A/B
 - Five receive buffers with FIFO storage scheme
 - Three transmit buffers with internal prioritization using a "local priority" concept
 - Flexible maskable identifier filter programmable as 2x32-bit, 4x16-bit, or 8x8-bit
 - Programmable wakeup functionality with integrated low-pass filter
 - Programmable loopback mode supports self-test operation
 - Programmable bus-off recovery functionality
 - Internal timer for time-stamping of received and transmitted messages
- Cryptographic acceleration unit (CAU)
 - Co-processor support of DES, 3DES, AES, MD5, and SHA-1
- Random number generator accelerator (RNGA)
 - 32-bit random number generator that complies with FIPS-140
- Analog-to-digital converter (ADC)
 - 12-channel, 12-bit resolution
 - Output formatted in 12-, 10-, or 8-bit right-justified format
 - Single or continuous conversion, and selectable asynchronous hardware conversion trigger
 - Operation in Stop3 mode
 - Automatic compare function
 - Internal temperature sensor
- Analog comparators (ACMP)
 - Selectable interrupt on rising edge, falling edge, or either rising or falling edges of comparator output
 - Option to compare to fixed internal bandgap reference voltage
 - Option to route output to TPM module
 - Operation in Stop3 mode
 - Inter-integrated circuit (IIC)
 - Up to 100 kbps with maximum bus loading
 - Multi-master operation
 - Programmable slave address
 - Supports broadcast mode and 10-bit address extension
 - Serial communications interfaces (SCI)
 - Two SCIs with full-duplex, non-return-to-zero (NRZ) format
 - LIN master extended break generation
 - LIN slave extended break detection
 - Programmable 8-bit or 9-bit character length
 - Wake up on active edge
 - Serial peripheral interfaces (SPI)
 - Two serial peripheral interfaces with full-duplex or single-wire bidirectional
 - Double-buffered transmit and receive
 - Programmable transmit bit rate, phase, polarity, and Slave Select output
 - MSB-first or LSB-first shifting
- Timer/pulse width modulator (TPM)
 - 16-bit free-running or modulo up/down count operation
 - Up to eight channels, where each channel can be an input capture, output compare, or edge-aligned PWM
 - One interrupt per channel plus terminal count interrupt



| MCF51JM64EVLD | MCF51JM64 ColdFire Microcontroller | 64 / 16 | 44 LQFP | –40 to +105 °C |
|---------------|---|---------|---------|----------------|
| | with CAU and RNGA Enabled | | | |
| MCF51JM64VLD | MCF51JM64 ColdFire Microcontroller | 64 / 16 | 44 LQFP | –40 to +105 °C |
| MCF51JM32EVLK | MCF51JM32 ColdFire Microcontroller with CAU and RNGA Enabled | 32 / 16 | 80 LQFP | –40 to +105 °C |
| MCF51JM32VLK | MCF51JM32 ColdFire Microcontroller | 32 / 16 | 80 LQFP | –40 to +105 °C |
| MCF51JM32EVLH | MCF51JM32 ColdFire Microcontroller with CAU and RNGA Enabled | 32 / 16 | 64 LQFP | –40 to +105 °C |
| MCF51JM32VLH | MCF51JM32 ColdFire Microcontroller | 32 / 16 | 64 LQFP | –40 to +105 °C |
| MCF51JM32EVQH | MCF51JM32 ColdFire Microcontroller with CAU and RNGA Enabled | 32 / 16 | 64 QFP | –40 to +105 °C |
| MCF51JM32VQH | MCF51JM32 ColdFire Microcontroller | 32 / 16 | 64 QFP | –40 to +105 °C |
| MCF51JM32EVLD | MCF51JM32 ColdFire Microcontroller with CAU and RNGA Enabled | 32 / 16 | 44 LQFP | –40 to +105 °C |
| MCF51JM32VLD | MCF51JM32 ColdFire Microcontroller | 32 / 16 | 44 LQFP | –40 to +105 °C |



| Pin | Num | ber | er < Lowest Priority> Highest | | | | |
|-----|-----|-----|-------------------------------|---------|-------|--|--|
| 80 | 64 | 44 | Port Pin | Alt 1 | Alt 2 | | |
| 49 | 41 | | PTB7 | ADP7 | | | |
| 50 | 42 | 29 | PTD0 | ADP8 | ACMP+ | | |
| 51 | 43 | 30 | PTD1 | ADP9 | ACMP- | | |
| 52 | 44 | 31 | _ | — | VDDA | | |
| 53 | 45 | | _ | — | VREFH | | |
| 54 | 46 | 32 | _ | — | VREFL | | |
| 55 | 47 | | _ | — | VSSA | | |
| 56 | 48 | 33 | PTD2 | KBIP2 | ACMPO | | |
| 57 | — | — | PTJ0 | RGPIO11 | — | | |
| 58 | — | — | PTJ1 | RGPIO12 | — | | |
| 59 | — | — | PTJ2 | RGPIO13 | — | | |
| 60 | — | — | PTJ3 | RGPIO14 | — | | |
| 61 | — | — | PTJ4 | RGPIO15 | — | | |
| 62 | 49 | — | PTD3 | KBIP3 | ADP10 | | |
| 63 | 50 | — | PTD4 | ADP11 | _ | | |
| 64 | 51 | — | PTD5 | _ | _ | | |
| 65 | 52 | — | PTD6 | | _ | | |
| 66 | 53 | — | PTD7 | _ | _ | | |
| 67 | 54 | 34 | PTG2 | KBIP6 | | | |
| 68 | 55 | 35 | PTG3 | KBIP7 | — | | |
| 69 | 56 | 36 | _ | BKGD | MS | | |
| 70 | 57 | 37 | PTG4 | XTAL | | | |
| 71 | 58 | 38 | PTG5 | EXTAL | | | |
| 72 | 59 | 39 | | — | VSS | | |
| 73 | — | — | | — | VDD | | |
| 74 | — | — | PTG6 | — | — | | |
| 75 | — | | PTG7 | — | — | | |
| 76 | 60 | 40 | PTC0 | SCL1 | — | | |
| 77 | 61 | 41 | PTC1 | SDA1 | — | | |
| 78 | 62 | 42 | PTC2 | IRO | — | | |
| 79 | 63 | 43 | PTC3 | TXD2 | — | | |
| 80 | 64 | 44 | PTC5 | RXD2 | — | | |

Table 4. Pin Assignments by Package and Pin Sharing Priority (continued)



This section contains electrical specification tables and reference timing diagrams for the MCF51JM128 microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

| Table 5. | . Parameter Classifications | |
|----------|-----------------------------|--|
| | | |

| Р | Those parameters are guaranteed during production testing on each individual device. |
|---|--|
| с | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations. |
| т | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations. |

NOTE

The classification is shown in the column labeled C in the parameter tables where appropriate.

2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 6 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, V_{SS} or V_{DD}).



| Num | Rating | Symbol | Min | Max | Unit |
|-----|--|------------------|----------|-----|------|
| 1 | Human Body Model (HBM) | V _{HBM} | +/- 2000 | _ | V |
| 2 | Charge Device Model (CDM) | V _{CDM} | +/- 500 | _ | V |
| 3 | Latch-up Current at $T_A = 105^{\circ}C$ | I _{LAT} | +/- 100 | _ | mA |

2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

| Num | С | Parameter | Symbol | Min | Typ ¹ | Max | Unit |
|-----|---|---|------------------|--|------------------|--------------------------|------|
| 1 | | Operating voltage ² | | 2.7 | _ | 5.5 | V |
| | D | Output high voltage — Low Drive (PTxDSn = 0) 5 V, I _{Load} = -4 mA 3 V, I _{Load} = -2 mA 5 V, I _{Load} = -2 mA 3 V, I _{Load} = -1 mA | | V _{DD} – 1.5 V _{DD} – 1.5 V _{DD} – 0.8 V _{DD} – 0.8 | | | |
| 2 | Ρ | Output high voltage — High Drive (PTxDSn = 1) 5 V, I _{Load} = -15 mA 3 V, I _{Load} = -8 mA 5 V, I _{Load} = -8 mA 3 V, I _{Load} = -4 mA | V _{OH} | V _{DD} - 1.5 V _{DD} - 1.5 V _{DD} - 0.8 V _{DD} - 0.8 | | | V |
| 3 | Ρ | Output low voltage — Low Drive (PTxDSn = 0) $5 \text{ V}, \text{ I}_{\text{Load}} = 4\text{mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 2 \text{ mA}$ $5 \text{ V}, \text{ I}_{\text{Load}} = 2 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 1 \text{ mA}$ | V _{OL} | | | 1.5 1.5 0.8 0.8 | V |
| | | Output low voltage — High Drive (PTxDSn = 1) $5 \text{ V}, \text{ I}_{\text{Load}} = 15 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 8 \text{ mA}$ $5 \text{ V}, \text{ I}_{\text{Load}} = 8 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 4 \text{ mA}$ | * | | | 1.5 1.5 0.8 0.8 | |
| 4 | Ρ | Output high current — Max total I _{OH} for all ports 5V 3V | I _{OHT} | | | 100 60 | mA |
| 5 | Ρ | Output low current — Max total I _{OL} for all ports 5V 3V | I _{OLT} | | _ | 100 60 | mA |
| 6 | Ρ | Input high voltage; all digital inputs | | | | | |
| | | $V_{DD} = 5V$ $V_{DD} = 3V$ | V _{IH} | 3.25 2.10 | _ | | V |

Table 10. DC Characteristics






Figure 7. Typical High-side Drive (source) characteristics – High Drive (PTxDSn = 1)




Figure 8. Typical High-side Drive (source) characteristics – Low Drive (PTxDSn = 0)

2.6 Supply Current Characteristics

Table 11. Supply Current Characteristics

| Num | С | Parameter | | Symbol | V _{DD} (V) | Typical ¹ | Max ² | Unit |
|----------------------------------|---|--|--------------|--------|---------------------|----------------------|------------------|------|
| 1 | С | | (CPU clock = | | 5 | 4.0 | 7 | |
| 2 MHz, f _{Bus} = 1 MHz) | $2 \text{ MHZ}, I_{\text{Bus}} = 1 \text{ MHZ})$ | | | | 3 | 4.0 | 7 | mA |
| 2 | Р | Run supply current ³ measured at (CPU clock = | | RIpp | 5 | 19 | 30 | |
| | | 16 MHz, f _{Bus} = 8 MHz) | | | 3 | 18.7 | 30 | mA |
| 3 | 3 C Run supply current ³ measured at (CPU clock = 48 MHz, f _{Bus} = 24 MHz) | (CPU clock = | | 5 | 45 | 70 | | |
| | | | | 3 | 44 | 70 | mA | |



| Num | С | Parameter | | Symbol | V _{DD} (V) | Typical ¹ | Max ² | Unit |
|-------------------------------|------------------------------------|--|-------------------------------|-----------------------|---------------------|----------------------|------------------|------|
| 4 | | Wait mode supply current ³ measured at (CPU | (CPU | | 5 | 2.03 | 3 | |
| | | clock = 2 MHz, f _{Bus} = 1 MHz) | | | 3 | 2 | 3 | - mA |
| 5 | С | Wait mode supply current ³ measured at | (CPU | WI _{DD} | 5 | 7.73 | 12 | |
| | $CIOCK = 16 MHZ, T_{Bus} = 8 MHZ)$ | clock = 16 MHz, f _{Bus} = 8 MHz) | | | 3 | 7.7 | 12 | mA |
| 6 | С | Wait mode supply current ³ measured at (CPU | (CPU | | 5 | 22 | 30 | |
| | | clock = 48 MHz, f _{Bus} = 24 MHz) | | | 3 | 21.9 | 30 | mA |
| 7 C Stop2 mode supply current | Stop2 mode supply current | –40 °C 25 °C 105 °C | S2I _{DD} | 5 | 1.35 | 3 3 35 | μΑ | |
| | –40 °C 25 °C 105 °C | טט | 3 | 1.25 | 3 3 35 | μΑ | | |
| 8 P Stop3 m | Stop3 mode supply current | –40 ℃ 25 ℃ 105 ℃ | S3I _{DD} | 5 | 1.41 | 3 3 35 | μΑ | |
| | | –40 °C 25 °C 105 °C | OOI _{DD} | 3 | 1.35 | 3 3 35 | μΑ | |
| 9 | С | Stop4 mode supply current | –40 °C 25 °C 105 °C | S4I _{DD} | 5 | 106 | 200 | μΑ |
| | | -40 ℃ 25 ℃ 105 ℃ | טט | 3 | 96 | 200 | μΑ | |
| 10 | Р | RTC adder to stop2 or stop3 ⁴ , 25°C | | 0001 | 5 | 300 | — | nA |
| | | | | S23I _{DDRTC} | 3 | 300 | _ | nA |
| 11 | Р | Adder to stop3 for oscillator enabled ⁵ | | S23I _{DDOSC} | 5 | 5 | | μΑ |
| | | (ERGLKEN =1 and EREFSIEN = 1) | (ERCLKEN =1 and EREFSTEN = 1) | | 3 | 5 | _ | μA |

| Table 11. | Supply | Current | Characteristics |
|-----------|--------|---------|-----------------|
|-----------|--------|---------|-----------------|

¹ Typicals are measured at 25°C.

² Values given here are preliminary estimates prior to completing characterization.

³ All modules' clocks are switched on, code runs from flash, in FEI mode, and there are no DC loads on port pins.

⁴ Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode.

⁵ Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0)



| Characteristic | Conditions | С | Symb | Min | Typ ¹ | Max | Unit | Comment |
|-------------------------|--------------------------|---|---------------------|-----|------------------|------|------------------|---|
| Conversion Time | Short Sample (ADLSMP=0) | Т | t _{ADC} | _ | 20 | _ | ADCK | See Table 9 for |
| (Including sample time) | Long Sample (ADLSMP=1) | | | _ | 40 | | cycles | conversion time variances |
| Sample Time | Short Sample (ADLSMP=0) | Т | t _{ADS} | _ | 3.5 | | ADCK | |
| | Long Sample (ADLSMP=1) | | | | 23.5 | _ | cycles | |
| Total Unadjusted | 12 bit mode | Т | E _{TUE} | _ | ±3.0 | _ | LSB ² | Includes |
| Error | 10 bit mode | Р | | _ | ±1 | ±2.5 | | quantization |
| | 8 bit mode | Т | | | ±0.5 | ±1.0 | | |
| Differential | 12 bit mode | Т | DNL | — | ±1.75 | | LSB ² | |
| Non-Linearity | 10 bit mode ³ | Р | | — | ±0.5 | ±1.0 | | |
| | 8 bit mode ³ | Т | | — | ±0.3 | ±0.5 | | |
| Integral | 12 bit mode | Т | INL | — | ±1.5 | | LSB ² | |
| Non-Linearity | 10 bit mode | Т | | — | ±0.5 | ±1.0 | | |
| | 8 bit mode | Т | - | _ | ±0.3 | ±0.5 | - | |
| Zero-Scale Error | 12 bit mode | Т | E _{ZS} | _ | ±1.5 | _ | LSB ² | V _{ADIN} = V _{SSAD} |
| | 10 bit mode | Р | | — | ±0.5 | ±1.5 | | |
| | 8 bit mode | Т | - | _ | ±0.5 | ±0.5 | - | |
| Full-Scale Error | 12 bit mode | Т | E _{FS} | _ | ±1 | _ | LSB ² | $V_{ADIN} = V_{DDAD}$ |
| | 10 bit mode | Т | | — | ±0.5 | ±1 | | |
| | 8 bit mode | Т | - | — | ±0.5 | ±0.5 | | |
| Quantization | 12 bit mode | D | EQ | — | -1 to 0 | _ | LSB ² | |
| Error | 10 bit mode | | | — | — | ±0.5 | | |
| | 8 bit mode | | | — | — | ±0.5 | | |
| Input Leakage | 12 bit mode | D | E _{IL} | — | ±1 | _ | LSB ² | Pad leakage ⁴ * R _{AS} |
| Error | 10 bit mode | | | — | ±0.2 | ±2.5 | | |
| | 8 bit mode | | | _ | ±0.1 | ±1 | | |
| Temp Sensor Voltage | 25°C | D | V _{TEMP25} | — | 1.396 | — | V | |
| Temp Sensor | -40°C - 25°C | D | m | _ | 3.266 | | mV/ºC | |
| Slope | 25°C - 125°C | | | _ | 3.638 | | | |

Table 14. 5 Volt 12-bit ADC Characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}) (continued)

¹ Typical values assume V_{DDA} = 5.0V, Temp = 25°C, f_{ADCK}=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{REFH} - V_{REFL})/2^{N}$

³ Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.




2.12 SPI Characteristics

Table 20 and Figure 14 through Figure 17 describe the timing requirements for the SPI system.

| No. | С | Function | Symbol | Min | Max | Unit |
|-----|---|---|------------------------------------|----------------------------------|--|--|
| _ | D | Operating frequency Master Slave | f _{op} | f _{Bus} /2048 0 | f _{Bus} /2 f _{Bus} /4 | Hz |
| 1 | D | SPSCK period Master Slave | t _{SPSCK} | 2 4 | 2048 — | t _{cyc} t _{cyc} |
| 2 | D | Enable lead time Master Slave | t _{Lead} | 1/2 1 | | t _{SPSCK} t _{cyc} |
| 3 | D | Enable lag time Master Slave | t _{Lag} | 1/2 1 | | t _{SPSCK} t _{сус} |
| 4 | D | Clock (SPSCK) high or low time Master Slave | t _{WSPSCK} | $t_{cyc} - 30$ $t_{cyc} - 30$ | 1024 t _{cyc} | ns ns |
| 5 | D | Data setup time (inputs) Master Slave | t _{SU} | 15 15 | | ns ns |
| 6 | D | Data hold time (inputs) Master Slave | t _{HI} | 0 25 | _ | ns ns |
| 7 | D | Slave access time | t _a | — | 1 | t _{cyc} |
| 8 | D | Slave MISO disable time | t _{dis} | — | 1 | t _{cyc} |
| 9 | D | Data valid (after SPSCK edge) Master Slave | t _v | | 25 25 | ns ns |
| 10 | D | Data hold time (outputs) Master Slave | t _{HO} | 0 0 | | ns ns |
| 11 | D | Rise time Input Output | t _{RI} t _{RO} | _ | t _{cyc} – 25 25 | ns ns |
| 12 | D | Fall time Input Output | t _{FI} t _{FO} | | t _{cyc} – 25 25 | ns ns |

Table 20. SPI Timing






NOTES:

- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 14. SPI Master Timing (CPHA = 0)



NOTES:


1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 15. SPI Master Timing (CPHA = 1)




Preliminary Electrical Characteristics



NOTE:

1. Not defined but normally MSB of character just received



NOTE:

1. Not defined but normally LSB of character just received





2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply.

| Num | С | Characteristic | Symbol | Min | Typ ¹ | Max | Unit |
|-----|---|---|-------------------------|--------|------------------|-------------------|-------------------|
| 1 | | Supply voltage for program/erase | V _{prog/erase} | 2.7 | | 5.5 | V |
| 2 | | Supply voltage for read operation | V _{Read} | 2.7 | | 5.5 | V |
| 3 | | Internal FCLK frequency ² | f _{FCLK} | 150 | | 200 | kHz |
| 4 | | Internal FCLK period (1/FCLK) | t _{Fcyc} | 5 | | 6.67 | μs |
| 5 | | Byte program time (random location) ⁽²⁾ | t _{prog} | | 9 | | t _{Fcyc} |
| 6 | | Byte program time (burst mode) ⁽²⁾ | t _{Burst} | 4 | | t _{Fcyc} | |
| 7 | | Page erase time ³ | t _{Page} | 4000 | | t _{Fcyc} | |
| 8 | | Mass erase time ⁽²⁾ | t _{Mass} | 20,000 | | t _{Fcyc} | |
| 9 | с | Program/erase endurance ⁴ T _L to T _H = -40° C to + 105° C T = 25° C | | 10,000 | 100,000 | | cycles |
| 10 | | Data retention ⁵ | t _{D_ret} | 15 | 100 | _ | years |

¹ Typical values are based on characterization data at $V_{DD} = 5.0 \text{ V}$, 25°C unless otherwise stated.

² The frequency of this clock is controlled by a software setting.

- ³ These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.
- ⁴ Typical endurance for Flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory*.
- ⁵ Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, Typical Data Retention for Nonvolatile Memory.

2.14 USB Electricals

The USB electricals for the USBOTG module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit http://www.usb.org.

If the Freescale USBOTG implementation requires additional or deviant electrical characteristics, this space would be used to communicate that information.



Mechanical Outline Drawings

3 Mechanical Outline Drawings

3.1 80-pin LQFP




Figure 18. 80-pin LQFP Diagram - I


Mechanical Outline Drawings

N

| | MECHANICAL OUTLINES | | DOCUMENT NO: 98ASB42844E | | |
|---|----------------------------------|------------------------------------|--------------------------|---|--|
| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | DICTI | ONARY | PAGE: | 840B | |
| FREESCALE SEVICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED. | DO NOT SCALE | THIS DRAWING | REV: | В | |
| NOTES: | | | | | |
| | | 14 514 1004 | | | |
| 1. DIMENSIONING AND TOLERANC | | 14.5M, 1994. | | | |
| 2. CONTROLLING DIMENSION: MIL | LIMETER. | | | | |
| 3. DATUM PLANE -H- IS LOCA WHERE THE LEAD EXITS THE | | | | | |
| 4. DATUMS A-B AND -D- TO | be deterMined A | T DATUM PLANE | -H | | |
| A DIMENSIONS TO BE DETERMIN | ED AT SEATING F | PLANE -C | | | |
| DIMENSIONS DO NOT INCLUDE SIDE. DIMENSIONS DO INCLUE | MOLD PROTRUSI DE MOLD MISMATC | ON. ALLOWABLE F Ch and are dete | ROTRUSI | ON IS 0.25mm PER AT DATUM PLANE —H—. | |
| A DIMENSION DOES NOT INCLUD SHALL BE 0.08mm TOTAL IN CONDICTION. DAMBAR CANNO RADIUS OR THE FOOT. | EXCESS OF THE | DIMENSION AT M | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| TITLE: | | CASE NUMBER: 8 | 340B-01 | | |
| 64LD QFP (14 X | 14) | STANDARD: NON- | -JEDEC | | |
| | | PACKAGE CODE: | 6057 | SHEET: 3 OF 4 | |

Figure 26. 64-pin QFP Diagram - III

Mechanical Outline Drawings







| | MECHANICA | _ DUTLINES | DOCUMENT NO: 98ASS23225W | | | | | | |
|--|------------------|----------------|--------------------------|----------|------|--|--|--|--|
| | DICTIONARY | | PAGE: | 824D | | | | | |
| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOLED EXCEPT WHEN STAMPED "CONTROLLED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED. | DO NOT SCALE | THIS DRAWING | REV: | D | | | | | |
| | | | | | | | | | |
| NOTES: | | | | | | | | | |
| 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M-1994. | | | | | | | | | |
| 2. CONTROLLING DIMENSION: MILLIMETER | | | | | | | | | |
| 3. DATUM PLANE H IS LOCAT LEAD WHERE THE LEAD E LINE. | | | | | | | | | |
| 4. DATUMS L, M AND N TO E | be determined a | t datum plane | Н. | | | | | | |
| 5. DIMENSIONS TO BE DETERI | MINED AT SEATING | G PLANE T. | | | | | | | |
| 6. DIMENSIONS DO NOT INCLU SIDE. DIMENSIONS DO INCI PLANE H. | | | | | 'ER | | | | |
| <u> </u> |) EXCEED 0.53. M | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| TITLE: | | CASE NUMBER: 8 | 324D-02 | | | | | | |
| 44 LD LQFP, 10 X 10 PKG, 0.8 PITCH, | 1.4 THICK | STANDARD: JEDE | IC MS-02 | 26 BCB | | | | | |
| | 1. 1 1110K | PACKAGE CODE: | 8256 | SHEET: 3 | OF 4 | | | | |

Figure 29. 44-pin LQFP Diagram - III



Revision History

4 Revision History

This section lists major changes between versions of the MCF51JM128 Data Sheet document.

| Table 23. Changes | Between Revisions |
|-------------------|--------------------------|
|-------------------|--------------------------|

| Revision | Description |
|----------|--|
| 1 | Updated features list Updated the figures Typical Low-side Drive (sink) characteristics – High Drive (PTxDSn = 1), Typical Low-side Drive (sink) characteristics – Low Drive (PTxDSn = 0), and Typical High-side Drive (source) characteristics – High Drive (PTxDSn = 1) Added the figure Typical High-side Drive (source) characteristics – Low Drive (PTxDSn = 0) Updated the table Supply Current Characteristics Updated the table Oscillator Electrical Specifications (Temperature Range = -40 to 105xC Ambient) Updated the table SPI Electrical Characteristic, DC Characteristics |
| 2 | Updated the table Orderable Part Number Summary, DC Characteristics, and Supply Current Characteristics |
| 3 | Updated the table Orderable Part Number Summary, MCG Characteristics, SPI Characteristics, and Supply Current Characteristics Changed V _{DDAD} to V _{DDA} , V _{SSAD} to V _{SSA} Updated the table Device comparison |
| 4 | Added "RAM retention voltage" parameter in "DC Characteristics" table, alongwith a table note. Added "Temp sensor voltage" parameter in "5 Volt 12-bit ADC Characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA})" table. Added "Temp sensor slope" parameter in 5 Volt 12-bit ADC Characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}) table. Also, corrected unit of "Temp sensor voltage" parameter in 5 Volt 12-bit ADC Characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}) table. Also, corrected unit of "Temp sensor voltage" parameter in 5 Volt 12-bit ADC Characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}) table. |

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008, 2009, 2010, 2011. All rights reserved.

MCF51JM128 Rev. 4 05/2012

