

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	CANbus, I ² C, SCI, SPI, USB OTG
Peripherals	LVD, PWM, WDT
Number of I/O	66
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf51jm64vlk

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MCF51JM128 Family Configurations

1.3 Features

Table 2 describes the functional units of the MCF51JM128 series.

Unit	Function
CF1CORE (V1 ColdFire core)	Executes programs and interrupt handlers
BDM (background debug module)	Provides a single-pin debugging interface (part of the V1 ColdFire core)
DBG (debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core)
SYSCTL (system control)	Provides LVD, COP, external interrupt request, and so on
FLASH (flash memory)	Provides storage for program code and constants
RAM (random-access memory)	Provides storage for program code, constants, and variables
RGPIO (rapid general-purpose input/output)	Allows I/O port access at CPU clock speeds
VREG (voltage regulator)	Controls power management throughout the device
USBOTG (USB On-The-Go)	Supports the USB On-The-Go dual-role controller
ADC (analog-to-digital converter)	Measures analog voltages at up to 12 bits of resolution
TPM1, TPM2 (timer/pulse-width modulators)	Provide a variety of timing-based features
CF1_INTC (interrupt controller)	Controls and prioritizes all device interrupts
CAU (cryptographic acceleration unit)	Co-processor support for DES, 3DES, AES, MD5, and SHA-1
RNGA (random number generator accelerator)	32-bit random number generator that complies with FIPS-140
RTC (real-time counter)	Provides a constant-time base with optional interrupt
ACMP (analog comparator)	Compares two analog inputs
CMT (carrier modulator timer)	Infrared output used for the Remote Controller
IIC1, IIC2 (inter-integrated circuits)	Supports the standard IIC communications protocol
KBI (keyboard interrupt)	Provides pin interrupt capabilities
MCG (multipurpose clock generator)	Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources
XOSC (crystal oscillator)	Supports low/high range crystals
CAN (controller area network)	Supports standard CAN communications protocol
SCI1, SCI2 (serial communications interfaces)	Serial communications UARTs that can support RS-232 and LIN protocols
SPI1, SPI2 (serial peripheral interfaces)	Provide a 4-pin synchronous serial interface



MCF51JM64EVLD	MCF51JM64 ColdFire Microcontroller with CAU and RNGA Enabled	64 / 16	44 LQFP	−40 to +105 °C
MCF51JM64VLD	MCF51JM64 ColdFire Microcontroller	64 / 16	44 LQFP	–40 to +105 °C
MCF51JM32EVLK	MCF51JM32 ColdFire Microcontroller with CAU and RNGA Enabled	32 / 16	80 LQFP	–40 to +105 °C
MCF51JM32VLK	MCF51JM32 ColdFire Microcontroller	32 / 16	80 LQFP	–40 to +105 °C
MCF51JM32EVLH	MCF51JM32 ColdFire Microcontroller with CAU and RNGA Enabled	32 / 16	64 LQFP	–40 to +105 °C
MCF51JM32VLH	MCF51JM32 ColdFire Microcontroller	32 / 16	64 LQFP	–40 to +105 °C
MCF51JM32EVQH	MCF51JM32 ColdFire Microcontroller with CAU and RNGA Enabled	32 / 16	64 QFP	–40 to +105 °C
MCF51JM32VQH	MCF51JM32 ColdFire Microcontroller	32 / 16	64 QFP	–40 to +105 °C
MCF51JM32EVLD	MCF51JM32 ColdFire Microcontroller with CAU and RNGA Enabled	32 / 16	44 LQFP	–40 to +105 °C
MCF51JM32VLD	MCF51JM32 ColdFire Microcontroller	32 / 16	44 LQFP	–40 to +105 °C

Table 3. Orderable	Part Number	Summarv	(continued)
		•••••••••••••••••••••••••••••••••••••••	(0011111000)



MCF51JM128 Family Configurations

1.5 **Pinouts and Packaging**

Figure 2 shows the pinout of the 80-pin LQFP.





This section contains electrical specification tables and reference timing diagrams for the MCF51JM128 microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 5. Parameter Classification	IS

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled C in the parameter tables where appropriate.

2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 6 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, V_{SS} or V_{DD}).



- ³ 1s Single Layer Board, one signal layer
- ⁴ 2s2p Four Layer Board, 2 signal and 2 power layers

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 T_A = Ambient temperature, $^{\circ}C\theta_{JA}$ = Package thermal resistance, junction-to-ambient, $^{\circ}C/WP_D = P_{int} + P_{I/O}P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power $P_{I/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving equations 1 and 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations 1 and 2 iteratively for any value of T_A .

2.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series Resistance	R1	1500	Ω
Human Body	Storage Capacitance		100	pF
	Number of Pulse per pin	_	3	
Latch-up	Minimum input voltage limit		-2.5	V
Laten-up	Maximum input voltage limit		7.5	V

Table 8. ESD and Latch-up Test Conditions



Num	Rating	Symbol	Min	Max	Unit
1	Human Body Model (HBM)	V _{HBM}	+/- 2000	_	V
2	Charge Device Model (CDM)	V _{CDM}	+/- 500	_	V
3	Latch-up Current at $T_A = 105^{\circ}C$	ILAT	+/- 100	_	mA

2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Num	С	Parameter	Symbol	Min	Typ ¹	Max	Unit
1		Operating voltage ²		2.7		5.5	V
		Output high voltage — Low Drive (PTxDSn = 0) $5 \text{ V}, \text{ I}_{\text{Load}} = -4 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = -2 \text{ mA}$ $5 \text{ V}, \text{ I}_{\text{Load}} = -2 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = -1 \text{ mA}$		V _{DD} – 1.5 V _{DD} – 1.5 V _{DD} – 0.8 V _{DD} – 0.8			
2	F	Output high voltage — High Drive (PTxDSn = 1) $5 \text{ V}, \text{I}_{\text{Load}} = -15 \text{ mA}$ $3 \text{ V}, \text{I}_{\text{Load}} = -8 \text{ mA}$ $5 \text{ V}, \text{I}_{\text{Load}} = -8 \text{ mA}$ $3 \text{ V}, \text{I}_{\text{Load}} = -4 \text{ mA}$	VOH	V _{DD} – 1.5 V _{DD} – 1.5 V _{DD} – 0.8 V _{DD} – 0.8			V
3 P		Output low voltage — Low Drive (PTxDSn = 0) $5 \text{ V}, \text{ I}_{\text{Load}} = 4\text{mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 2 \text{ mA}$ $5 \text{ V}, \text{ I}_{\text{Load}} = 2 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 1 \text{ mA}$	V _{OL}			1.5 1.5 0.8 0.8	V
		Output low voltage — High Drive (PTxDSn = 1) $5 \text{ V}, \text{ I}_{\text{Load}} = 15 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 8 \text{ mA}$ $5 \text{ V}, \text{ I}_{\text{Load}} = 8 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 4 \text{ mA}$	*			1.5 1.5 0.8 0.8	
4	Ρ	Output high current — Max total I _{OH} for all ports 5V 3V	I _{OHT}	_		100 60	mA
5	Ρ	Output low current — Max total I _{OL} for all ports 5V 3V	I _{OLT}			100 60	mA
6	Ρ	Input high voltage; all digital inputs					
		V _{DD} = 5V V _{DD} = 3V	V _{IH}	3.25 2.10			V

Table 10. DC Characteristics



Num	С	Parameter	Symbol	Min	Typ ¹	Мах	Unit
7	Ρ	Input low voltage; all digital inputs					
		$V_{DD} = 5V$ $V_{DD} = 3V$	V _{IL}	_	_	1.75 1.05	V
8	Ρ	Input hysteresis; all digital inputs	V _{hys}	0.06 x V _{DD}			mV
9	Ρ	Input leakage current; input only pins ³	I _{In}	_	0.1	1	μΑ
10	Ρ	High Impedance (off-state) leakage current ³	I _{OZ}	—	0.1	1	μΑ
11	Ρ	Internal pullup resistors ⁴	R _{PU}	20	45	65	kΩ
12	Ρ	Internal pulldown resistors ⁵	R _{PD}	20	45	65	kΩ
13		Internal pullup resistor to USBDP (to V _{USB33}) Idle Transmit	R _{PUPD}	900 1425	1300 2400	1575 3090	kΩ
14	С	Input Capacitance; all non-supply pins	C _{In}	—	_	8	pF
15	D	RAM retention voltage ⁶	V _{RAM}		0.6	1.0	V
16	Ρ	POR rearm voltage	V _{POR}	0.9	1.4	2.0	V
17	D	POR rearm time	t _{POR}	10	_	_	μS
		Low-voltage detection threshold —	V_{LVD1}				V
18	Ρ	high range V _{DD} falling V _{DD} rising		3.9 4.0	4.0 4.1	4.1 4.2	
		Low-voltage detection threshold —	V_{LVD0}				V
19	Ρ	V _{DD} falling V _{DD} rising		2.48 2.54	2.56 2.62	2.64 2.70	
		Low-voltage warning threshold —	V _{LVW3}				V
20	С	V _{DD} falling V _{DD} rising		4.5 4.6	4.6 4.7	4.7 4.8	
		Low-voltage warning threshold —	V_{LVW2}				V
21	Ρ	high range 0 V _{DD} falling V _{DD} rising		4.2 4.3	4.3 4.4	4.4 4.5	
22	Р	Low-voltage warning threshold low range 1	V _{LVW1}				V
		V _{DD} falling V _{DD} rising		2.84 2.90	2.92 2.98	3.00 3.06	
22		Low-voltage warning threshold — low range 0	V _{LVW0}				V
23	C	V _{DD} falling V _{DD} rising		2.66 2.72	2.74 2.80	2.82 2.88	
24	т	Low-voltage inhibit reset/recover hysteresis 5 V 3 V	V _{hys}	_	100 60	_	mV

Table 10. DC Characteristics	(continued)
------------------------------	-------------

- ¹ Typical values are based on characterization data at 25°C unless otherwise stated.
- ² Operating voltage with USB enabled can be found in Section 2.14, "USB Electricals."
- ³ Measured with $V_{In} = V_{DD}$ or V_{SS} .
- ⁴ Measured with $V_{In} = V_{SS}$.
- ⁵ Measured with $V_{In} = V_{DD}$.
- ⁶ This is the voltage below which the contents of RAM are not guaranteed to be maintained.



Figure 5. Typical Low-side Drive (sink) characteristics – High Drive (PTxDSn = 1)



Figure 6. Typical Low-side Drive (sink) characteristics – Low Drive (PTxDSn = 0)





Figure 7. Typical High-side Drive (source) characteristics – High Drive (PTxDSn = 1)



Figure 8. Typical High-side Drive (source) characteristics – Low Drive (PTxDSn = 0)

2.6 Supply Current Characteristics

Table 11. Supply Current Characteristics

Num	С	Parameter		Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
1	С	Run supply current ³ measured at (CPU clock = $(CPU clock)$			5	4.0	7	س ۸
		2 MHz, f _{Bus} = 1 MHz)			3	4.0	7	ma
2	P Run supply current ³ measured at (CPU clock = $(CPU clock)$		clock =	RInn	5	19	30	
	16 MHz, f _{Bus} = 8 MHz)		66	3	18.7	30	mA	
3	C Run supply current ³ measured at (CPU clock = $(20 \text{ M} \text{ J} = 20 \text{ M} \text{ M} $		clock =		5	45	70	
		$48 \text{ MHz}, 1_{\text{Bus}} = 24 \text{ MHz})$			3	44	70	mA



2.7 Analog Comparator (ACMP) Electricals

Num	С	Rating	Symbol	Min	Typical	Мах	Unit
1		Supply voltage	V _{DD}	2.7	_	5.5	V
2		Supply current (active)	I _{DDAC}	—	20	35	μΑ
3		Analog input voltage	V _{AIN}	V _{SS} – 0.3		V _{DD}	V
4		Analog input offset voltage	V _{AIO}		20	40	mV
5		Analog Comparator hysteresis	V _H	3.0	6.0	20.0	mV
6		Analog input leakage current	I _{ALKG}			1.0	μΑ
7		Analog Comparator initialization delay	t _{AINIT}	—	_	1.0	μS
8		Bandgap Voltage Reference Factory trimmed at $V_{DD} = 3.0$ V, Temp = 25°C	V _{BG}	1.19	1.20	1.21	V

2.8 ADC Characteristics

Fable 13. 5	Volt 12-bit	ADC Oper	ating Conditions
-------------	-------------	----------	------------------

Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
Supply voltage	Absolute	V _{DDA}	2.7	_	5.5	V	
	Delta to V _{DD} (V _{DD} -V _{DDA}) ²	ΔV_{DDA}	-100	0	+100	mV	
Ground voltage	Delta to V _{SS} (V _{SS} -V _{SSA}) ²	ΔV_{SSA}	-100	0	+100	mV	
Ref Voltage High		V _{REFH}	2.7	V _{DDA}	V _{DDA}	V	
Ref Voltage Low		V _{REFL}	V _{SSA}	V _{SSA}	V _{SSA}	V	
Input Voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	
Input Capacitance		C _{ADIN}	—	4.5	5.5	pF	
Input Resistance		R _{ADIN}	_	3	5	kΩ	
Analog Source Resistance	12 bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}			2 5	kΩ	External to MCU
	10 bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz				5 10		
	8 bit mode (all valid f _{ADCK})		—		10		
ADC Conversion	High Speed (ADLPC=0)	f _{ADCK}	0.4		8.0	MHz	
CIOCK Freq.	Low Power (ADLPC=1)		0.4	_	4.0		

¹ Typical values assume V_{DDA} = 5.0V, Temp = 25°C, f_{ADCK}=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.



Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit	Comment
Conversion Time	Short Sample (ADLSMP=0)	Т	t _{ADC}		20	—	ADCK	See Table 9 for
(Including sample time)	Long Sample (ADLSMP=1)	-			40	—	cycles	conversion time variances
Sample Time	Short Sample (ADLSMP=0)	Т	t _{ADS}		3.5	—	ADCK	
	Long Sample (ADLSMP=1)				23.5		cycles	
Total Unadjusted	12 bit mode	Т	E _{TUE}		±3.0	—	LSB ²	Includes
Error	10 bit mode	Р			±1	±2.5		quantization
	8 bit mode	Т		_	±0.5	±1.0		
Differential	12 bit mode	Т	DNL		±1.75	—	LSB ²	
Non-Linearity	10 bit mode ³	Р			±0.5	±1.0		
	8 bit mode ³	Т		_	±0.3	±0.5		
Integral	12 bit mode	Т	INL		±1.5	—	LSB ²	
Non-Linearity	10 bit mode	Т		_	±0.5	±1.0		
	8 bit mode	Т		_	±0.3	±0.5		
Zero-Scale Error	12 bit mode	Т	E _{ZS}		±1.5	—	LSB ²	$V_{ADIN} = V_{SSAD}$
	10 bit mode	Р]		±0.5	±1.5		
	8 bit mode	Т		_	±0.5	±0.5		
Full-Scale Error	12 bit mode	Т	E _{FS}	_	±1	—	LSB ²	$V_{ADIN} = V_{DDAD}$
	10 bit mode	Т		_	±0.5	±1		
	8 bit mode	Т		_	±0.5	±0.5		
Quantization	12 bit mode	D	EQ	_	-1 to 0	—	LSB ²	
Error	10 bit mode	-		_	—	±0.5		
	8 bit mode				—	±0.5	-	
Input Leakage	12 bit mode	D	E _{IL}	_	±1	—	LSB ²	Pad leakage ⁴ *
Error	10 bit mode				±0.2	±2.5		R _{AS}
	8 bit mode	-		_	±0.1	±1		
Temp Sensor Voltage	25°C	D	V _{TEMP25}		1.396		V	
Temp Sensor	-40°C - 25°C	D	m	_	3.266	—	mV/ºC	
Slope	25°C - 125°C	1		_	3.638	—	-	

Table 14. 5 Volt 12-bit ADC Characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}) (continued)

¹ Typical values assume V_{DDA} = 5.0V, Temp = 25°C, f_{ADCK}=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{REFH} - V_{REFL})/2^{N}$

³ Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.

- ⁵ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.
- ⁶ 625 ns represents 5 time quanta for CAN applications, under worst case conditions of 8 MHz CAN bus clock, 1 Mbps CAN bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.
- ⁷ Below D_{lock} minimum, the MCG is guaranteed to enter lock. Above D_{lock} maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.
- ⁸ Below D_{unl} minimum, the MCG will not exit lock if already in lock. Above D_{unl} maximum, the MCG is guaranteed to exit lock.

2.11 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

2.11.1 Control Timing

Num	С	Parameter	Symbol	Min	Typ ¹	Max	Unit
1		Bus frequency $(t_{cyc} = 1/f_{Bus})$	f _{Bus}	dc	_	24	MHz
2		Internal low-power oscillator period	t _{LPO}	700		1300	μs
3		External reset pulse width ² (t _{cyc} = 1/f _{Self_reset})	t _{extrst}	100		_	ns
4		Reset low drive	t _{rstdrv}	66 x t _{cyc}		_	ns
5		Active background debug mode latch setup time	t _{MSSU}	500		_	ns
6		Active background debug mode latch hold time	t _{MSH}	100		_	ns
7		IRQ pulse width Asynchronous path ² Synchronous path ³	t _{ILIH,} t _{IHIL}	100 1.5 x t _{cyc}	_	_	ns
8		KBIPx pulse width Asynchronous path ² Synchronous path ³	t _{ILIH,} t _{IHIL}	100 1.5 x t _{cyc}		_	ns
9		Port rise and fall time (load = 50 pF) ⁴ Slew rate control disabled (PTxSE = 0) High drive Slew rate control enabled (PTxSE = 1) High drive Slew rate control disabled (PTxSE = 0) Low drive Slew rate control enabled (PTxSE = 1) Low drive	^t Rise ^{, t} Fall		11 35 40 75		ns

Table 17. Control Timing

¹ Typical values are based on characterization data at V_{DD} = 5.0V, 25°C unless otherwise stated.

² This is the shortest pulse guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

³ This is the minimum pulse width guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 4 Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40°C to 105°C.





NOTES:

- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 14. SPI Master Timing (CPHA = 0)



NOTES:

1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 15. SPI Master Timing (CPHA = 1)

MCF51JM128 ColdFire Microcontroller, Rev. 4



Preliminary Electrical Characteristics



NOTE:

1. Not defined but normally MSB of character just received



NOTE:

1. Not defined but normally LSB of character just received





2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply.

Num	С	Characteristic	Symbol	Min Typ ¹ Max		Unit	
1		Supply voltage for program/erase	V _{prog/erase}	2.7		5.5	V
2		Supply voltage for read operation	V _{Read}	2.7		5.5	V
3		Internal FCLK frequency ²	f _{FCLK}	150	150 200		kHz
4		Internal FCLK period (1/FCLK)	t _{Fcyc}	5		6.67	μs
5		Byte program time (random location) ⁽²⁾	t _{prog}	9			t _{Fcyc}
6		Byte program time (burst mode) ⁽²⁾	t _{Burst}	4			t _{Fcyc}
7		Page erase time ³	t _{Page}	4000			t _{Fcyc}
8		Mass erase time ⁽²⁾	t _{Mass}	20,000			t _{Fcyc}
9	с	Program/erase endurance ⁴ T _L to T _H = -40° C to + 105° C T = 25° C		10,000	 100,000	_	cycles
10		Data retention ⁵	t _{D_ret}	15	100	_	years

Table	21.	Flash	Characte	ristics
-------	-----	-------	----------	---------

¹ Typical values are based on characterization data at $V_{DD} = 5.0 \text{ V}$, 25°C unless otherwise stated.

² The frequency of this clock is controlled by a software setting.

- ³ These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.
- ⁴ Typical endurance for Flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory*.
- ⁵ Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, Typical Data Retention for Nonvolatile Memory.

2.14 USB Electricals

The USB electricals for the USBOTG module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit http://www.usb.org.

If the Freescale USBOTG implementation requires additional or deviant electrical characteristics, this space would be used to communicate that information.



	Symbol	Unit	Min	Тур	Мах
Regulator operating voltage	V _{regin}	V	3.9		5.5
Vreg output	V _{regout}	V	3	3.3	3.6
Vusb33 input with internal Vreg disabled	V _{usb33in}	V	3	3.3	3.6
VREG Quiescent Current	I _{VRQ}	mA	_	0.5	_

2.15 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

2.15.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation results, conditions and setup, please refer to the EMC Evaluation Report for this device.



N

*** freescale semiconductor	MECHANICAL OUTLINES DICTIONARY		DOCUMENT NO: 98ARL10530D			
			PAGE:		1418	
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RFD.	DO NOT SCALE	THIS DRAWING	REV:		С	
NOTES:						
1. DIMENSIONS ARE IN MILLIMETERS.						
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.						
3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.						
A DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.						
5. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.						
6 THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.						
A EXACT SHAPE OF EACH CORNER IS OPTIONAL.						
THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm						
AND 0.25 MM FROM THE LEAD TIP.						
TITLE: 801D LOFP	CASE NUMB		418-01			
14 X 14 X 1.4	PKG,	STANDARD: NON-	-JEDEC			
0.65 PITCH, CASE	OUTLINE	PACKAGE CODE:	8245	SHEET	: 3	OF 4

Figure 20. 80-pin LQFP Diagram - III



3.2 64-pin LQFP



Figure 21. 64-pin LQFP Diagram - I

MCF51JM128 ColdFire Microcontroller, Rev. 4

Mechanical Outline Drawings

N

MECHANICAL OUTLIN		OUTLINES	DOCUME	NT NO: 98ASB42844B
Treescale semiconductor FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	DICTIONARY		PAGE:	840B
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE	THIS DRAWING	REV:	В
NOTES:				
1. DIMENSIONING AND TOLERANC	NG PER ASME Y	14.5M, 1994.		
2. CONTROLLING DIMENSION: MILLIMETER.				
3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.				
4. DATUMS A-B AND -D- TO	be determined a	T DATUM PLANE	-H	
5. DIMENSIONS TO BE DETERMIN	ED AT SEATING P	LANE -C		
A DIMENSIONS DO NOT INCLUDE SIDE. DIMENSIONS DO INCLUE	MOLD PROTRUSH DE MOLD MISMATC	ON. ALLOWABLE P H AND ARE DETE	ROTRUSI RMINED /	DN IS 0.25mm PER AT DATUM PLANE -H
A DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDICTION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT				
TITLE:		CASE NUMBER: 8	340B-01	
64LD QFP (14 X	(14)	STANDARD: NON-	-JEDEC	
× ·	,	PACKAGE CODE:	6057	SHEET: 3 OF 4

Figure 26. 64-pin QFP Diagram - III



Revision History

4 Revision History

This section lists major changes between versions of the MCF51JM128 Data Sheet document.

Table 23.	Changes	Between	Revisions
-----------	---------	---------	-----------

Revision	Description
1	Updated features list Updated the figures Typical Low-side Drive (sink) characteristics – High Drive (PTxDSn = 1), Typical Low-side Drive (sink) characteristics – Low Drive (PTxDSn = 0), and Typical High-side Drive (source) characteristics – High Drive (PTxDSn = 1) Added the figure Typical High-side Drive (source) characteristics – Low Drive (PTxDSn = 0) Updated the table Supply Current Characteristics Updated the table Oscillator Electrical Specifications (Temperature Range = -40 to 105×C Ambient) Updated the table SPI Electrical Characteristic, DC Characteristics
2	Updated the table Orderable Part Number Summary, DC Characteristics, and Supply Current Characteristics
3	Updated the table Orderable Part Number Summary, MCG Characteristics, SPI Characteristics, and Supply Current Characteristics Changed V _{DDAD} to V _{DDA} , V _{SSAD} to V _{SSA} Updated the table Device comparison
4	 Added "RAM retention voltage" parameter in "DC Characteristics" table, alongwith a table note. Added "Temp sensor voltage" parameter in "5 Volt 12-bit ADC Characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA})" table. Added "Temp sensor slope" parameter in 5 Volt 12-bit ADC Characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}) table. Also, corrected unit of "Temp sensor voltage" parameter in 5 Volt 12-bit ADC Characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}) table. Also, corrected unit of "Temp sensor voltage" parameter in 5 Volt 12-bit ADC Characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}) table.