

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	CANbus, I <sup>2</sup> C, SCI, SPI, USB OTG
Peripherals	LVD, PWM, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-QFP
Supplier Device Package	64-QFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/pcf51jm128vqh">https://www.e-xfl.com/product-detail/nxp-semiconductors/pcf51jm128vqh</a>

# Table of Contents

1	MCF51JM128 Family Configurations . . . . .	3
1.1	Device Comparison . . . . .	3
1.2	Block Diagram . . . . .	4
1.3	Features . . . . .	5
1.4	Part Numbers . . . . .	8
1.5	Pinouts and Packaging . . . . .	10
2	Preliminary Electrical Characteristics . . . . .	15
2.1	Parameter Classification . . . . .	15
2.2	Absolute Maximum Ratings . . . . .	15
2.3	Thermal Characteristics . . . . .	16
2.4	Electrostatic Discharge (ESD) Protection Characteristics . . . . .	17
2.5	DC Characteristics . . . . .	18
2.6	Supply Current Characteristics . . . . .	21
2.7	Analog Comparator (ACMP) Electricals . . . . .	23
2.8	ADC Characteristics . . . . .	23
2.9	External Oscillator (XOSC) Characteristics . . . . .	26
2.10	MCG Specifications . . . . .	27
2.11	AC Characteristics . . . . .	28
2.12	SPI Characteristics . . . . .	31
2.13	Flash Specifications . . . . .	34
2.14	USB Electricals . . . . .	34
2.15	EMC Performance . . . . .	35
3	Mechanical Outline Drawings . . . . .	36
3.1	80-pin LQFP . . . . .	36
3.2	64-pin LQFP . . . . .	39
3.3	64-pin QFP . . . . .	42
3.4	44-pin LQFP . . . . .	45
4	Revision History . . . . .	48

## List of Figures

Figure 1.	MCF51JM128 Block Diagram . . . . .	4
Figure 2.	80-pin LQFP . . . . .	10
Figure 3.	64-pin QFP and LQFP . . . . .	11
Figure 4.	44-pin LQFP . . . . .	12
Figure 5.	Typical Low-side Drive (sink) characteristics – High Drive (PTxDSn = 1) . . . . .	20
Figure 6.	Typical Low-side Drive (sink) characteristics – Low Drive (PTxDSn = 0) . . . . .	20
Figure 7.	Typical High-side Drive (source) characteristics – High Drive (PTxDSn = 1) . . . . .	21
Figure 8.	Typical High-side Drive (source) characteristics – Low Drive (PTxDSn = 0) . . . . .	21
Figure 9.	ADC Input Impedance Equivalency Diagram . . . . .	24
Figure 10.	Reset Timing . . . . .	29
Figure 11.	IRQ/KBIPx Timing . . . . .	29
Figure 12.	Timer External Clock . . . . .	29

Figure 13.	Timer Input Capture Pulse . . . . .	30
Figure 14.	SPI Master Timing (CPHA = 0) . . . . .	32
Figure 15.	SPI Master Timing (CPHA = 1) . . . . .	32
Figure 16.	SPI Slave Timing (CPHA = 0) . . . . .	33
Figure 17.	SPI Slave Timing (CPHA = 1) . . . . .	33
Figure 18.	80-pin LQFP Diagram - I . . . . .	36
Figure 19.	80-pin LQFP Diagram - II . . . . .	37
Figure 20.	80-pin LQFP Diagram - III . . . . .	38
Figure 21.	64-pin LQFP Diagram - I . . . . .	39
Figure 22.	64-pin LQFP Diagram - II . . . . .	40
Figure 23.	64-pin LQFP Diagram - III . . . . .	41
Figure 24.	64-pin QFP Diagram - I . . . . .	42
Figure 25.	64-pin QFP Diagram - II . . . . .	43
Figure 26.	64-pin QFP Diagram - III . . . . .	44
Figure 27.	44-pin LQFP Diagram - I . . . . .	45
Figure 28.	44-pin LQFP Diagram - II . . . . .	46
Figure 29.	44-pin LQFP Diagram - III . . . . .	47

## List of Tables

Table 1.	MCF51JM128 Series Device Comparison . . . . .	3
Table 2.	MCF51JM128 Series Functional Units . . . . .	5
Table 3.	Orderable Part Number Summary . . . . .	8
Table 4.	Pin Assignments by Package and Pin Sharing Priority	12
Table 5.	Parameter Classifications . . . . .	15
Table 6.	Absolute Maximum Ratings . . . . .	16
Table 7.	Thermal Characteristics . . . . .	16
Table 8.	ESD and Latch-up Test Conditions . . . . .	17
Table 9.	ESD and Latch-Up Protection Characteristics . . . . .	18
Table 10.	DC Characteristics . . . . .	18
Table 11.	Supply Current Characteristics . . . . .	21
Table 12.	Analog Comparator Electrical Specifications . . . . .	23
Table 13.5	Volt 12-bit ADC Operating Conditions . . . . .	23
Table 14.5	Volt 12-bit ADC Characteristics (VREFH = VDDA, VREFL = VSSA) . . . . .	24
Table 15.	Oscillator Electrical Specifications (Temperature Range = -40 to 105°C Ambient) . . . . .	26
Table 16.	MCG Frequency Specifications (Temperature Range = -40 to 125°C Ambient) . . . . .	27
Table 17.	Control Timing . . . . .	28
Table 18.	TPM Input Timing . . . . .	29
Table 19.	MSCAN Wake-up Pulse Characteristics . . . . .	30
Table 20.	SPI Timing . . . . .	31
Table 21.	Flash Characteristics . . . . .	34
Table 22.	Internal USB 3.3V Voltage Regulator Characteristics . . . . .	35
Table 23.	Internal Revision History . . . . .	50
Table 24.	Changes Between Revisions . . . . .	51

# 1 MCF51JM128 Family Configurations

## 1.1 Device Comparison

The MCF51JM128 series consists of the devices compared in [Table 1](#).

**Table 1. MCF51JM128 Series Device Comparison**

Feature	MCF51JM128			MCF51JM64			MCF51JM32								
	80-pin	64-pin	44-pin	80-pin	64-pin	44-pin	80-pin	64-pin	44-pin						
Flash memory size (KB)	128			64			32								
RAM size (KB)	16			16			16								
V1 ColdFire core with BDM (background debug module)	Yes														
ACMP (analog comparator)	Yes														
ADC channels (12-bit)	12		8	12		8	12		8						
CAN (controller area network)	Yes	Yes	No	Yes	Yes	No	Yes	Yes	No						
RNGA + CAU	Yes <sup>1</sup>														
CMT (carrier modulator timer)	Yes														
COP (computer operating properly)	Yes														
IIC1 (inter-integrated circuit)	Yes														
IIC2	Yes	No		Yes	No		Yes	No							
IRQ (interrupt request input)	Yes														
KBI (keyboard interrupts)	8	8	6	8	8	6	8	8	6						
LVD (low-voltage detector)	Yes														
MCG (multipurpose clock generator)	Yes														
Port I/O <sup>2</sup>	66	51	33	66	51	33	66	51	33						
GPIO (rapid general-purpose I/O)	16	6	0	16	6	0	16	6	0						
RTC (real-time counter)	Yes														
SCI1 (serial communications interface)	Yes														
SCI2	Yes														
SPI1 (serial peripheral interface)	Yes														
SPI2	Yes														
TPM1 (timer/pulse-width modulator) channels	6	6	4	6	6	4	6	6	4						
TPM2 channels	2														
USBOTG (USB On-The-Go dual-role controller)	Yes														
XOSC (crystal oscillator)	Yes														

<sup>1</sup> Only existed on special part number

- <sup>2</sup> Up to 16 pins on Ports A, H, and J are shared with the ColdFire Rapid GPIO module.

## 1.2 Block Diagram

Figure 1 shows the connections between the MCF51JM128 series pins and modules.




Figure 1. MCF51JM128 Block Diagram


**MCF51JM128 Family Configurations**

- RTC
  - 8-bit modulus counter with binary- or decimal-based prescaler
  - External clock source for precise time base, time-of-day, calendar or task scheduling functions
  - Free running on-chip low power oscillator (1 kHz) for cyclic wake-up without external components
- Carrier modulator timer (CMT)
  - carrier generator, modulator, and transmitter drive the infrared out (IRO) pin
  - operation in independent high/low time control, baseband, FSK, and direct IRO control modes
- Input/Output
  - 66 GPIOs
  - Eight keyboard interrupt pins with selectable polarity
  - Hysteresis and configurable pull-up device on all input pins; configurable slew rate and drive strength on all output pins
  - 16 bits of Rapid GPIO connected to the processor's local 32-bit platform bus with set, clear, and faster toggle functionality

**1.4 Part Numbers****Table 3. Orderable Part Number Summary**

<b>Freescale Part Number</b>	<b>Description</b>	<b>Flash / SRAM (KB)</b>	<b>Package</b>	<b>Temperature</b>
MCF51JM128EVLK	MCF51JM128 ColdFire Microcontroller with CAU and RNGA Enabled	128 / 16	80 LQFP	-40 to +105 °C
MCF51JM128VLK	MCF51JM128 ColdFire Microcontroller	128 / 16	80 LQFP	-40 to +105 °C
MCF51JM128EV LH	MCF51JM128 ColdFire Microcontroller with CAU and RNGA Enabled	128 / 16	64 LQFP	-40 to +105 °C
MCF51JM128VLH	MCF51JM128 ColdFire Microcontroller	128 / 16	64 LQFP	-40 to +105 °C
MCF51JM128EVQH	MCF51JM128 ColdFire Microcontroller with CAU and RNGA Enabled	128 / 16	64 QFP	-40 to +105 °C
MCF51JM128VQH	MCF51JM128 ColdFire Microcontroller	128 / 16	64 QFP	-40 to +105 °C
MCF51JM128EVLD	MCF51JM128 ColdFire Microcontroller with CAU and RNGA Enabled	128 / 16	44 LQFP	-40 to +105 °C
MCF51JM128VLD	MCF51JM128 ColdFire Microcontroller	128 / 16	44 LQFP	-40 to +105 °C
MCF51JM64EVLK	MCF51JM64 ColdFire Microcontroller with CAU and RNGA Enabled	64 / 16	80 LQFP	-40 to +105 °C
MCF51JM64VLK	MCF51JM64 ColdFire Microcontroller	64 / 16	80 LQFP	-40 to +105 °C
MCF51JM64EV LH	MCF51JM64 ColdFire Microcontroller with CAU and RNGA Enabled	64 / 16	64 LQFP	-40 to +105 °C
MCF51JM64VLH	MCF51JM64 ColdFire Microcontroller	64 / 16	64 LQFP	-40 to +105 °C
MCF51JM64EVQH	MCF51JM64 ColdFire Microcontroller with CAU and RNGA Enabled	64 / 16	64 QFP	-40 to +105 °C
MCF51JM64VQH	MCF51JM64 ColdFire Microcontroller	64 / 16	64 QFP	-40 to +105 °C

Figure 4 shows the pinout of the 44-pin LQFP.



**Figure 4. 44-pin LQFP**

Table 4 shows the package pin assignments.

**Table 4. Pin Assignments by Package and Pin Sharing Priority**

Pin Number			<-- Lowest Priority --> Highest		
80	64	44	Port Pin	Alt 1	Alt 2
1	1	1	PTC4		—
2	2	2	—	IRQ	TPMCLK
3	3	3	—	RESET	—
4	4	4	PTF0	TPM1CH2	—
5	5	5	PTF1	TPM1CH3	—
6	6	—	PTF2	TPM1CH4	—
7	7	—	PTF3	TPM1CH5	—
8	8	6	PTF4	TPM2CH0	BUSCLK_OUT
9	9	—	PTC6	RXCAN	—
10	10	—	PTF7	TXCAN	—
11	11	7	PTF5	TPM2CH1	—
12	12	—	PTF6	—	—
13	13	8	PTE0	TXD1	—
14	14	9	PTE1	RXD1	—
15	15	10	PTE2	TPM1CH0	—

**Table 4. Pin Assignments by Package and Pin Sharing Priority (continued)**

Pin Number			<-- Lowest Priority --> Highest		
80	64	44	Port Pin	Alt 1	Alt 2
16	16	11	PTE3	TPM1CH1	—
17	—	—	PTC7	—	—
18	—	—	PTH0	SDA2	—
19	—	—	PTH1	SCL2	—
20	—	—	PTH2	GPIO8	—
21	—	—	PTH3	GPIO9	—
22	—	—	PTH4	GPIO10	—
23	17	12	PTE4	MISO1	—
24	18	13	PTE5	MOSI1	—
25	19	14	PTE6	SPSCK1	—
26	20	15	PTE7	SS1	—
27	21	16	—	—	VDD
28	22	17	—	—	VSS
29	23	18	—	—	USBDN
30	24	19	—	—	USBDP
31	25	20	—	—	VUSB33
32	26	21	PTG0	KBIP0	USB_ALT_CLK
33	27	22	PTG1	KBIP1	—
34	28	—	PTA0	GPIO0	USB_SESSVLD
35	29	—	PTA1	GPIO1	USB_SESEND
36	30	—	PTA2	GPIO2	USB_VBUSVLD
37	31	—	PTA3	GPIO3	USB_PULLUP(D+)
38	32	—	PTA4	GPIO4	USB_DM_DOWN
39	33	—	PTA5	GPIO5	USB_DP_DOWN
40	—	—	PTA6	GPIO6	USB_ID
41	—	—	PTA7	GPIO7	—
42	34	23	PTB0	MISO2	ADP0
43	35	24	PTB1	MOSI2	ADP1
44	36	25	PTB2	SPSCK2	ADP2
45	37	26	PTB3	SS2	ADP3
46	38	27	PTB4	KBIP4	ADP4
47	39	28	PTB5	KBIP5	ADP5
48	40	—	PTB6	ADP6	—

## 2.7 Analog Comparator (ACMP) Electricals

Table 12. Analog Comparator Electrical Specifications

Num	C	Rating	Symbol	Min	Typical	Max	Unit
1		Supply voltage	$V_{DD}$	2.7	—	5.5	V
2		Supply current (active)	$I_{DDAC}$	—	20	35	$\mu A$
3		Analog input voltage	$V_{AIN}$	$V_{SS} - 0.3$	—	$V_{DD}$	V
4		Analog input offset voltage	$V_{AIO}$		20	40	mV
5		Analog Comparator hysteresis	$V_H$	3.0	6.0	20.0	mV
6		Analog input leakage current	$I_{ALKG}$	--	--	1.0	$\mu A$
7		Analog Comparator initialization delay	$t_{AINIT}$	—	—	1.0	$\mu s$
8		Bandgap Voltage Reference Factory trimmed at $V_{DD} = 3.0$ V, Temp = 25°C	$V_{BG}$	1.19	1.20	1.21	V

## 2.8 ADC Characteristics

Table 13. 5 Volt 12-bit ADC Operating Conditions

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply voltage	Absolute	$V_{DDA}$	2.7	—	5.5	V	
	Delta to $V_{DD}$ ( $V_{DD} - V_{DDA}$ ) <sup>2</sup>	$\Delta V_{DDA}$	-100	0	+100	mV	
Ground voltage	Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ ) <sup>2</sup>	$\Delta V_{SSA}$	-100	0	+100	mV	
Ref Voltage High		$V_{REFH}$	2.7	$V_{DDA}$	$V_{DDA}$	V	
Ref Voltage Low		$V_{REFL}$	$V_{SSA}$	$V_{SSA}$	$V_{SSA}$	V	
Input Voltage		$V_{ADIN}$	$V_{REFL}$	—	$V_{REFH}$	V	
Input Capacitance		$C_{ADIN}$	—	4.5	5.5	pF	
Input Resistance		$R_{ADIN}$	—	3	5	kΩ	
Analog Source Resistance	12 bit mode $f_{ADCK} > 4\text{MHz}$ $f_{ADCK} < 4\text{MHz}$	$R_{AS}$	—	—	2	kΩ	External to MCU
			—	—	5		
	10 bit mode $f_{ADCK} > 4\text{MHz}$ $f_{ADCK} < 4\text{MHz}$		—	—	5		
			—	—	10		
ADC Conversion Clock Freq.	High Speed (ADLPC=0)	$f_{ADCK}$	0.4	—	8.0	MHz	
	Low Power (ADLPC=1)		0.4	—	4.0		

<sup>1</sup> Typical values assume  $V_{DDA} = 5.0\text{V}$ , Temp = 25°C,  $f_{ADCK}=1.0\text{MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.

## 2.9 External Oscillator (XOSC) Characteristics

Table 15. Oscillator Electrical Specifications (Temperature Range = -40 to 105°C Ambient)

Num	C	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit	
1		Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) <ul style="list-style-type: none"> <li>• Low range (RANGE = 0)</li> <li>• High range (RANGE = 1) FEE or FBE mode <sup>2</sup></li> <li>• High range (RANGE = 1) PEE or PBE mode <sup>3</sup></li> <li>• High range (RANGE = 1, HGO = 1) BLPE mode</li> <li>• High range (RANGE = 1, HGO = 0) BLPE mode</li> </ul>	$f_{lo}$ $f_{hi-fll}$ $f_{hi-pll}$ $f_{hi-hgo}$ $f_{hi-lp}$	32 1 1 1 1	— — — — —	38.4 5 16 16 8	kHz MHz MHz MHz MHz	
2		Load capacitors	$C_1$ $C_2$	See crystal or resonator manufacturer's recommendation.				
3		Feedback resistor <ul style="list-style-type: none"> <li>• Low range (32 kHz to 38.4 kHz)</li> <li>• High range (1 MHz to 16 MHz)</li> </ul>	$R_F$		10 1		$M\Omega$ $M\Omega$	
4	—	Series resistor <ul style="list-style-type: none"> <li>• Low range, low gain (RANGE = 0, HGO = 0)</li> <li>• Low range, high gain (RANGE = 0, HGO = 1)</li> <li>• High range, low gain (RANGE = 1, HGO = 0)</li> <li>• High range, high gain (RANGE = 1, HGO = 1)</li> </ul>	$R_S$	$\geq 8$ MHz 4 MHz 1 MHz $\geq 8$ MHz 4 MHz 1 MHz	— — — — — —	0 100 0 0 0 0	— — — 0 10 20	$k\Omega$
5	T	Crystal start-up time <sup>4</sup> <ul style="list-style-type: none"> <li>• Low range, low gain (RANGE = 0, HGO = 0)</li> <li>• Low range, high gain (RANGE = 0, HGO = 1)</li> <li>• High range, low gain (RANGE = 1, HGO = 0)<sup>5</sup></li> <li>• High range, high gain (RANGE = 1, HGO = 1)<sup>5</sup></li> </ul>	$t_{CSTL-LP}$ $t_{CSTL-HGO}$ $t_{CSTH-LP}$ $t_{CSTH-HGO}$		200 400 5 15		ms	
6	T	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) <ul style="list-style-type: none"> <li>• FEE or FBE mode <sup>2</sup></li> <li>• PEE or PBE mode <sup>3</sup></li> <li>• BLPE mode</li> </ul>	$f_{extal}$	0.03125 1 0	— — —	5 16 40	MHz MHz MHz	

<sup>1</sup> Data in Typical column was characterized at 5.0 V, 25°C or is typical recommended value.

<sup>2</sup> When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

<sup>3</sup> When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.

<sup>4</sup> This parameter is characterized and not tested on each device. Proper PC board-layout procedures must be followed to achieve specifications.

<sup>5</sup> 4 MHz crystal

## Preliminary Electrical Characteristics

- <sup>5</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{BUS}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{DD}$  and  $V_{SS}$  and variation in crystal oscillator frequency increase the  $C_{Jitter}$  percentage for a given interval.
- <sup>6</sup> 625 ns represents 5 time quanta for CAN applications, under worst case conditions of 8 MHz CAN bus clock, 1 Mbps CAN bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.
- <sup>7</sup> Below  $D_{lock}$  minimum, the MCG is guaranteed to enter lock. Above  $D_{lock}$  maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.
- <sup>8</sup> Below  $D_{unl}$  minimum, the MCG will not exit lock if already in lock. Above  $D_{unl}$  maximum, the MCG is guaranteed to exit lock.

## 2.11 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

### 2.11.1 Control Timing

Table 17. Control Timing

Num	C	Parameter	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1		Bus frequency ( $t_{cyc} = 1/f_{BUS}$ )	$f_{BUS}$	dc	—	24	MHz
2		Internal low-power oscillator period	$t_{LPO}$	700		1300	μs
3		External reset pulse width <sup>2</sup> ( $t_{cyc} = 1/f_{Self\_reset}$ )	$t_{extrst}$	100		—	ns
4		Reset low drive	$t_{rstdrv}$	$66 \times t_{cyc}$		—	ns
5		Active background debug mode latch setup time	$t_{MSSU}$	500		—	ns
6		Active background debug mode latch hold time	$t_{MSH}$	100		—	ns
7		IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>3</sup>	$t_{ILIH}, t_{IHIL}$	100 1.5 × $t_{cyc}$	—	—	ns
8		KBIPx pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>3</sup>	$t_{ILIH}, t_{IHIL}$	100 1.5 × $t_{cyc}$	—	—	ns
9		Port rise and fall time (load = 50 pF) <sup>4</sup> Slew rate control disabled (PTxSE = 0) High drive Slew rate control enabled (PTxSE = 1) High drive Slew rate control disabled (PTxSE = 0) Low drive Slew rate control enabled (PTxSE = 1) Low drive	$t_{Rise}, t_{Fall}$	— —	11 35 40 75		ns

<sup>1</sup> Typical values are based on characterization data at  $V_{DD} = 5.0V$ , 25°C unless otherwise stated.

<sup>2</sup> This is the shortest pulse guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

<sup>3</sup> This is the minimum pulse width guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

<sup>4</sup> Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range –40°C to 105°C.




Figure 10. Reset Timing




Figure 11. IRQ/KBIPx Timing

## 2.11.2 Timer/PWM (TPM) Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 18. TPM Input Timing

NUM	C	Function	Symbol	Min	Max	Unit
1	—	External clock frequency	$f_{TPMext}$	dc	$f_{Bus}/4$	MHz
2	—	External clock period	$t_{TPMext}$	4	—	$t_{cyc}$
3	D	External clock high time	$t_{clkh}$	1.5	—	$t_{cyc}$
4	D	External clock low time	$t_{clkl}$	1.5	—	$t_{cyc}$
5	D	Input capture pulse width	$t_{ICPW}$	1.5	—	$t_{cyc}$




Figure 12. Timer External Clock

## 2.12 SPI Characteristics

Table 20 and Figure 14 through Figure 17 describe the timing requirements for the SPI system.

**Table 20. SPI Timing**

No.	C	Function	Symbol	Min	Max	Unit
—	D	Operating frequency Master Slave	$f_{op}$	$f_{Bus}/2048$ 0	$f_{Bus}/2$ $f_{Bus}/4$	Hz
1	D	SPSCK period Master Slave	$t_{SPSCK}$	2 4	2048 —	$t_{cyc}$ $t_{cyc}$
2	D	Enable lead time Master Slave	$t_{Lead}$	1/2 1	— —	$t_{SPSCK}$ $t_{cyc}$
3	D	Enable lag time Master Slave	$t_{Lag}$	1/2 1	— —	$t_{SPSCK}$ $t_{cyc}$
4	D	Clock (SPSCK) high or low time Master Slave	$t_{WSPSCK}$	$t_{cyc} - 30$ $t_{cyc} - 30$	1024 $t_{cyc}$ —	ns ns
5	D	Data setup time (inputs) Master Slave	$t_{SU}$	15 15	— —	ns ns
6	D	Data hold time (inputs) Master Slave	$t_{HI}$	0 25	— —	ns ns
7	D	Slave access time	$t_a$	—	1	$t_{cyc}$
8	D	Slave MISO disable time	$t_{dis}$	—	1	$t_{cyc}$
9	D	Data valid (after SPSCK edge) Master Slave	$t_v$	— —	25 25	ns ns
10	D	Data hold time (outputs) Master Slave	$t_{HO}$	0 0	— —	ns ns
11	D	Rise time Input Output	$t_{RI}$ $t_{RO}$	— —	$t_{cyc} - 25$ 25	ns ns
12	D	Fall time Input Output	$t_{FI}$ $t_{FO}$	— —	$t_{cyc} - 25$ 25	ns ns




Figure 16. SPI Slave Timing (CPHA = 0)




Figure 17. SPI Slave Timing (CPHA = 1)

**Table 22. Internal USB 3.3V Voltage Regulator Characteristics**

	<b>Symbol</b>	<b>Unit</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>
<b>Regulator operating voltage</b>	$V_{regin}$	V	3.9	—	5.5
<b>Vreg output</b>	$V_{regout}$	V	3	3.3	3.6
<b>Vusb33 input with internal Vreg disabled</b>	$V_{usb33in}$	V	3	3.3	3.6
<b>VREG Quiescent Current</b>	$I_{VRQ}$	mA	—	0.5	—

## 2.15 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 2.15.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation results, conditions and setup, please refer to the EMC Evaluation Report for this device.

### 3 Mechanical Outline Drawings

#### 3.1 80-pin LQFP




Figure 18. 80-pin LQFP Diagram - I




Figure 19. 80-pin LQFP Diagram - II





Figure 25. 64-pin QFP Diagram - II

### 3.4 44-pin LQFP



**Figure 27. 44-pin LQFP Diagram - I**




Figure 28. 44-pin LQFP Diagram - II

 <p>© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.</p>	MECHANICAL OUTLINES DICTIONARY	DOCUMENT NO: 98ASS23225W
		PAGE: 824D
	DO NOT SCALE THIS DRAWING	REV: D
NOTES:		
<p>1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M-1994.</p> <p>2. CONTROLLING DIMENSION: MILLIMETER</p> <p>3. DATUM PLANE H IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.</p> <p>4. DATUMS L, M AND N TO BE DETERMINED AT DATUM PLANE H.</p> <p> 5. DIMENSIONS TO BE DETERMINED AT SEATING PLANE T.</p> <p> 6. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 PER SIDE, DIMENSIONS DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.</p> <p> 7. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE DIMENSION TO EXCEED 0.53. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07.</p>		
<p>TITLE: 44 LD LQFP, 10 X 10 PKG, 0.8 PITCH, 1.4 THICK</p> <p>CASE NUMBER: 824D-02</p> <p>STANDARD: JEDEC MS-026 BCB</p> <p>PACKAGE CODE: 8256 SHEET: 3 OF 4</p>		

Figure 29. 44-pin LQFP Diagram - III

## 4 Revision History

This section lists major changes between versions of the MCF51JM128 Data Sheet document.

**Table 23. Changes Between Revisions**

Revision	Description
1	Updated features list Updated the figures Typical Low-side Drive (sink) characteristics – High Drive (PTxDSn = 1), Typical Low-side Drive (sink) characteristics – Low Drive (PTxDSn = 0), and Typical High-side Drive (source) characteristics – High Drive (PTxDSn = 1) Added the figure Typical High-side Drive (source) characteristics – Low Drive (PTxDSn = 0) Updated the table Supply Current Characteristics Updated the table Oscillator Electrical Specifications (Temperature Range = -40 to 105°C Ambient) Updated the table SPI Electrical Characteristic, DC Characteristics
2	Updated the table Orderable Part Number Summary, DC Characteristics, and Supply Current Characteristics
3	Updated the table Orderable Part Number Summary, MCG Characteristics, SPI Characteristics, and Supply Current Characteristics Changed V <sub>DDAD</sub> to V <sub>DDA</sub> , V <sub>SSAD</sub> to V <sub>SSA</sub> Updated the table Device comparison
4	Added “RAM retention voltage” parameter in “DC Characteristics” table, alongwith a table note. Added “Temp sensor voltage” parameter in “5 Volt 12-bit ADC Characteristics (V <sub>REFH</sub> = V <sub>DDA</sub> , V <sub>REFL</sub> = V <sub>SSA</sub> )” table. Added “Temp sensor slope” parameter in 5 Volt 12-bit ADC Characteristics (V <sub>REFH</sub> = V <sub>DDA</sub> , V <sub>REFL</sub> = V <sub>SSA</sub> ) table. Also, corrected unit of “Temp sensor voltage” parameter in 5 Volt 12-bit ADC Characteristics (V <sub>REFH</sub> = V <sub>DDA</sub> , V <sub>REFL</sub> = V <sub>SSA</sub> ) table.