

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XE

Product Status	Obsolete
Core Processor	Н8/300Н
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, SCI, SSU
Peripherals	LVD, POR, PWM, WDT
Number of I/O	45
Program Memory Size	56KB (56K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df36037gfpjv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Power-down state
  - Transition to power-down state by SLEEP instruction

## 2.1 Address Space and Memory Map

The address space of this LSI is 64 kbytes, which includes the program area and the data area.

Figures 2.1 show the memory map.



Note: \* General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers/address register (ER0 to ER7).

Instruction	Size*	Function
MOV	B/W/L	$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$ Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
MOVFPE	В	$(EAs) \rightarrow Rd$ Cannot be used in this LSI.
MOVTPE	В	$Rs \rightarrow (EAs)$ Cannot be used in this LSI.
POP	W/L	$@SP+ \rightarrow Rn$ Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn.
PUSH	W/L	$Rn \rightarrow @-SP$ Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.
[Legend] B: Byte		

## Table 2.2 Data Transfer Instructions

W: Word

L: Longword

Note: \* Refers to the operand size.



Instruction	Size*	Function
TRAPA	_	Starts trap-instruction exception handling.
RTE	_	Returns from an exception-handling routine.
SLEEP	_	Causes a transition to a power-down state.
LDC	B/W	$(EAs) \rightarrow CCR$ Moves the source operand contents to the CCR. The CCR size is one byte, but in transfer from memory, data is read by word access.
STC	B/W	$CCR \rightarrow$ (EAd) Transfers the CCR contents to a destination location. The condition code register size is one byte, but in transfer to memory, data is written by word access.
ANDC	В	CCR $\land$ #IMM $\rightarrow$ CCR Logically ANDs the CCR with immediate data.
ORC	В	CCR $\lor$ #IMM $\rightarrow$ CCR Logically ORs the CCR with immediate data.
XORC	В	CCR $\oplus$ #IMM $\rightarrow$ CCR Logically XORs the CCR with immediate data.
NOP	—	$PC + 2 \rightarrow PC$ Only increments the program counter.
[Legend] B: Byte		

## Table 2.8 System Control Instructions

W: Word

Note: \* Refers to the operand size.



The timer is counting, so the value read is not necessarily the same as the value in the timer load register. As a result, bits other than the intended bit in the timer counter may be modified and the modified value may be written to the timer load register.



# Figure 2.13 Example of Timer Configuration with Two Registers Allocated to Same Address

### Example 2: The BSET instruction is executed for port 5.

P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal input at P56. P55 to P50 are output pins and output low-level signals. An example to output a high-level signal at P50 with a BSET instruction is shown below.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0

• Prior to executing BSET instruction

• BSET instruction executed instruction

BSET #0, @PDR5

The BSET instruction is executed for port 5.



## 4.1.2 Address Break Status Register (ABRKSR)

ABRKSR consists of the address break interrupt flag and the address break interrupt enable bit.

D:4	Dit Nama	Initial		Description
ы	Bit Name	value	R/W	Description
7	ABIF	0	R/W	Address Break Interrupt Flag
				[Setting condition]
				When the condition set in ABRKCR is satisfied
				[Clearing condition]
				When 0 is written after ABIF=1 is read
6	ABIE	0	R/W	Address Break Interrupt Enable
				When this bit is 1, an address break interrupt request is enabled.
5 to 0	_	All 1	_	Reserved
				These bits are always read as 1.

### 4.1.3 Break Address Registers (BARH, BARL)

BARH and BARL are 16-bit readable/writable registers that set the address for generating an address break interrupt. When setting the address break condition to the instruction execution cycle, set the first byte address of the instruction. The initial value of this register is H'FFFF.

### 4.1.4 Break Data Registers (BDRH, BDRL)

BDRH and BDRL are 16-bit readable/writable registers that set the data for generating an address break interrupt. BDRH is compared with the upper 8-bit data bus. BDRL is compared with the lower 8-bit data bus. When memory or registers are accessed by byte, the upper 8-bit data bus is used for even and odd addresses in the data transmission. Therefore, comparison data must be set in BDRH for byte access. For word access, the data bus used depends on the address. See section 4.1.1, Address Break Control Register (ABRKCR), for details. The initial value of this register is undefined.



## 4.2 **Operation**

When the ABIF and ABIE bits in ABRKSR are set to 1, the address break function generates an interrupt request to the CPU. The ABIF bit in ABRKSR is set to 1 by the combination of the address set in BAR, the data set in BDR, and the conditions set in ABRKCR. When the interrupt request is accepted, interrupt exception handling starts after the instruction being executed ends. The address break interrupt is not masked by the I bit in CCR of the CPU.

Figures 4.2 show the operation examples of the address break interrupt setting.



Figure 4.2 Address Break Interrupt Operation Example (1)



## 5.1 System Clock Generator

Clock pulses can be supplied to the system clock divider either by connecting a crystal or ceramic resonator, or by providing external clock input. Figure 5.2 shows a block diagram of the system clock generator.



Figure 5.2 Block Diagram of System Clock Generator

## 5.1.1 Connecting Crystal Resonator

Figure 5.3 shows a typical method of connecting a crystal resonator. An AT-cut parallel-resonance crystal resonator should be used. Figure 5.4 shows the equivalent circuit of a crystal resonator. A resonator having the characteristics given in table 5.1 should be used.







Figure 5.4 Equivalent Circuit of Crystal Resonator

## 7.2.3 Erase Block Register 1 (EBR1)

EBR1 specifies the flash memory erase area block. EBR1 is initialized to H'00 when the SWE bit in FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in EBR1 to be automatically cleared to 0.

	Initial		
Bit Name	Value	R/W	Description
_	0	_	Reserved
			This bit is always read as 0.
EB6	0	R/W	When this bit is set to 1, 8 bytes of H'C000 to H'DFFF will be erased.
EB5	0	R/W	When this bit is set to 1, 16 bytes of H'8000 to H'BFFF will be erased.
EB4	0	R/W	When this bit is set to 1, 28 kbytes of H'1000 to H'7FFF will be erased.
EB3	0	R/W	When this bit is set to 1, 1 kbyte of H'0C00 to H'0FFF will be erased.
EB2	0	R/W	When this bit is set to 1, 1 kbyte of H'0800 to H'0BFF will be erased.
EB1	0	R/W	When this bit is set to 1, 1 kbyte of H'0400 to H'07FF will be erased.
EB0	0	R/W	When this bit is set to 1, 1 kbyte of H'0000 to H'03FF will be erased.
	Bit Name            EB6         EB5         EB4         EB3         EB2         EB1         EB0	Initial ValueBit NameValue0EB60EB50EB40EB30EB20EB10EB00	Initial ValueR/W0EB60R/WEB50R/WEB40R/WEB30R/WEB20R/WEB10R/W



8. The maximum number of repetitions of the program/program-verify sequence of the same bit is 1,000.



Figure 7.3 Program/Program-Verify Flowchart

RENESAS

## 10.4 Operation

## 10.4.1 Interval Timer Operation

When bit TMB17 in TMB1 is cleared to 0, timer B1 functions as an 8-bit interval timer. Upon reset, TCB1 is cleared to H'00 and bit TMB17 is cleared to 0, so up-counting and interval timing resume immediately. The operating clock of the timer B1 is selected from seven internal clock signals output by prescaler S, or an external clock input at pin TMB1. The selection is made by bits TMB12 to TMB10 in TMB1.

After the count value in TMB1 reaches H'FF, the next clock signal input causes timer B1 to overflow, setting flag IRRTB1 in IRR2 to 1. If IENTB1 in IENR2 is 1, an interrupt is requested to the CPU.

At overflow, TCB1 returns to H'00 and starts counting up again. During interval timer operation (TMB17 = 0), when a value is set in TLB1, the same value is set in TCB1.

## 10.4.2 Auto-Reload Timer Operation

Setting bit TMB17 in TMB1 to 1 causes timer B1 to function as an 8-bit auto-reload timer. When a reload value is set in TLB1, the same value is loaded into TCB1, becoming the value from which TCB1 starts its count. After the count value in TCB1 reaches H'FF, the next clock signal input causes timer B1 to overflow. The TLB1 value is then loaded into TCB1, and the count continues from that value. The overflow period can be set within a range from 1 to 256 input clocks, depending on the TLB1 value.

The clock sources and interrupts in auto-reload mode are the same as in interval mode. In auto-reload mode (TMB17 = 1), when a new value is set in TLB1, the TLB1 value is also loaded into TCB1.

## 10.4.3 Event Counter Operation

Timer B1 can operate as an event counter in which TMIB1 is set to an event input pin. External event counting is selected by setting bits TMB12 to TMB10 in TMB1 to 1. TCB1 counts up at rising or falling edge of an external event signal input at pin TMB1.

When timer B1 is used to count external event input, bit IRQ1 in PMR1 should be set to 1 and IEN1 in IENR1 should be cleared to 0 to disable IRQ1 interrupt requests.



## 12.4.2 Waveform Output by Compare Match

Timer Z can perform 0, 1, or toggle output from the corresponding FTIOA, FTIOB, FTIOC, or FTIOD output pin using compare match A, B, C, or D.

Figure 12.12 shows an example of the setting procedure for waveform output by compare match.



Figure 12.12 Example of Setting Procedure for Waveform Output by Compare Match



Figure 12.23 shows another example of operation in PWM mode. The output signals go to 0 and TCNT is reset at compare match A, and the output signals go to 1 at compare match B, C, and D (TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 1).



Figure 12.23 Example of PWM Mode Operation (2)

Figures 12.24 (when TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 0) and 12.25 (when TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 1) show examples of the output of PWM waveforms with duty cycles of 0% and 100% in PWM mode.





## 14.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI3 and multiprocessor bits for transfer. 1 cannot be written to flags TDRE, RDRF, OER, PER, and FER; they can only be cleared.

Bit	Bit Name	Initial Value	R/W	Description
7	TDRE	1	R/W	Transmit Data Register Empty
				Indicates whether TDR contains transmit data.
				[Setting conditions]
				• When the TE bit in SCR3 is 0
				When data is transferred from TDR to TSR
				[Clearing conditions]
				• When 0 is written to TDRE after reading TDRE = 1
				When the transmit data is written to TDR
6	RDRF	0	R/W	Receive Data Register Full
				Indicates that the received data is stored in RDR.
				[Setting condition]
				• When serial reception ends normally and receive data is transferred from RSR to RDR
				[Clearing conditions]
				• When 0 is written to RDRF after reading RDRF = 1
				When data is read from RDR
5	OER	0	R/W	Overrun Error
				[Setting condition]
				When an overrun error occurs in reception
				[Clearing condition]
				• When 0 is written to OER after reading OER = 1
4	FER	0	R/W	Framing Error
				[Setting condition]
				When a framing error occurs in reception
				[Clearing condition]
				• When 0 is written to FER after reading FER = 1



Register Name	Bit	Bit Name	R/W	Description
MCn[0]	7	DART	B/W	Automatic Betransmission Disable
(n = 0 to 3)				When this bit is set to 1,the message disables to be retransmitted in the event of an error on CAN bus or an arbitration lost on CAN bus.
				0: Automatic retransmission is carried out
				1: Automatic retransmission is prohibited
	6	NMC	R/W	New Message Control
				When a Mailbox with an unread message receives a new message, this bit selects whether to overrun or overwrite the unread message with the new message.
				0: The new receive message is ignored and the unread message is saved, and the corresponding UMSR bit is set to 1 (overrun)
				<ol> <li>The unread message is lost by being overwritten with the new receive message, and the corresponding UMSR bit is set to 1 (overwrite)</li> </ol>
	5, 4	_	_	Reserved
				These bits are always read as 0.
	3 to 0	DLC3 to	R/W	Data Length Code
		DLC0		These bits set the transmit data length of data frames and data length requested by remote frames. These bits are stipulated in Bosch 2.0B active.
				0000: 0 bytes
				0001: 1 byte
				0010: 2 bytes
				0011: 3 bytes
				0100: 4 bytes
				0101: 5 bytes
				0110: 6 bytes
				0111: 7 bytes
				1xxx: 8 bytes
MCn[4] (n = 0 to 3)	7 to 5	ID20 to ID18	R/W	These bits set bits 2 to 0 in the standard identifier of data frames and remote frames.

 $2T_{RO} = t \times n$  Formula (1)

The division ratio of the on-chip oscillator to make the subclock be the setting cycle can be obtained by the following formula.

$$k = \frac{T_{SUB}}{T_{RO}} = \frac{2}{t \times n} \times T_{SUB} = \frac{2 \times T_{SUB}}{t \times n}$$
 Formula (2)

In the subtimer, relationship between the setting values in ROPCR and the division ratio is as follows.

$$k = 2 (m + 2)$$
 (Note that  $m \ge 0$ ) Formula (3)

Then the setting value m in ROPCR can be obtained by assigning the value k obtained by formula (2) to formula (3).

$$m = \frac{T_{SUB}}{t \times n} - 2 \quad (Note that m \ge 0)$$
 Formula (4)

The cycle to be actually used as the subclock is as follows.

$$T_{CAL} = 2 (m + 2) \times T_{RO}$$
 Formula (5)

Therefore, the rounding error between the expected value and the setting value of the subclock cycle can be obtained by the following formula.

$$\sigma = \frac{\left| \mathsf{T}_{\mathsf{SUB}} - \mathsf{T}_{\mathsf{CAL}} \right|}{\mathsf{T}_{\mathsf{SUB}}} \times 100 \, (\%) = \left| 1 - \frac{\mathsf{K} \times \mathsf{t} \times \mathsf{n}}{2 \times \mathsf{T}_{\mathsf{SUB}}} \right| \times 100 \, (\%)$$
 Formula (6)

RENESAS

[Legend]

t: System clock cycle

- n: SBTPS count value (for two cycles)
- T<sub>BO</sub>: On-chip oscillator cycle (calculated value)
- T<sub>cAL</sub>: Subclock cycle (calculated value)
- T<sub>SUB</sub>: Subclock setting cycle (expected value)
- k: Division ratio for oscillation cycle of on-chip oscillator and subclock setting cycle
- m: ROPCR setting value

## 18.5 A/D Conversion Accuracy Definitions

This LSI's A/D conversion accuracy definitions are given below.

Resolution

The number of A/D converter digital output codes

• Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 18.4).

Offset error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value 0000000000 to 0000000001 (see figure 18.5).

• Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from 1111111110 to 111111111 (see figure 18.5).

• Nonlinearity error

The deviation from the ideal A/D conversion characteristic as the voltage changes from zero to full scale. This does not include the offset error, full-scale error, or quantization error.

• Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset error, fullscale error, quantization error, and nonlinearity error.



				Values									
Item	Symbol	Applicable Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes					
Input low voltage	V <sub>IL</sub>	RES, NMI, WKP0 to WKP5, IRQ0 to IRQ3, ADTRG, TMRIV,	$V_{cc}$ = 4.0 to 5.5 V	-0.3	_	$V_{cc} \times 0.2$	V						
	TMCIV, FTIOA0 to FTIOD0, FTIOA1 to FTIOD1, SCK3, SCK3_2* <sup>1</sup> , <u>SCS</u> , SSCK, TRGV, TMIB1		-0.3		V <sub>cc</sub> ×0.1	_							
		RXD, RXD_2* <sup>1</sup> , SSI, SSO, HRXD, P10 to P12, P14 to P17, P20 to P24, P50 to P57,	$V_{\rm cc}$ = 4.0 to 5.5 V	-0.3	_	$V_{cc} \times 0.3$	V	-					
		P60 to P67, P70 to P72, P74 to P76, P85 to P87, P90 to P97		-0.3		$V_{cc} \times 0.2$	_						
		PB0 to PB7	$V_{\rm cc}$ = 4.0 to 5.5 V	-0.3	—	$V_{cc}  imes 0.3$	V	_					
				-0.3	_	$V_{cc}  imes 0.2$		_					
		OSC1	$V_{\rm cc}$ = 4.0 to 5.5 V	-0.3	_	0.5	V						
				-0.3	—	0.3							
Output high voltage	V <sub>oh</sub>	V <sub>OH</sub>	V <sub>OH</sub>	V <sub>OH</sub>	V <sub>OH</sub>	V <sub>OH</sub>	P10 to P12, P14 to P17, P20 to P24.	$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ $-I_{OH} = 1.5 \text{ mA}$	V <sub>cc</sub> - 1.0	_	_	V	
		P50 to P55, P60 to P67, P70 to P72, P74 to P76, P85 to P87, P90 to P97	-I <sub>OH</sub> = 0.1 mA	V <sub>cc</sub> - 0.5		_	_						
		P56, P57	$V_{\rm cc}$ = 4.0 to 5.5 V	$V_{cc} - 2.5$	_	—	V	_					
			-I <sub>OH</sub> = 0.1 mA										
			$V_{cc} = 3.0 \text{ to } 4.0 \text{ V}$	$V_{cc} - 2.0$	_	_							
			–I <sub>он</sub> = 0.1 mA										

RENESAS

					Value	es	
Item	Symbol	Applicable Pins	Test Condition	Min.	Тур.	Max.	Unit Notes
RAM data retaining voltage	$V_{RAM}$	V <sub>cc</sub>		2.0	_	_	V

Note: Connect the TEST pin to Vss.

1. The H8/36037 Group does not have these pins.

- 2. The LVD is optional.
- 3. Pin states during supply current measurement are given below (excluding current in the pull-up MOS transistors and output buffers).

Mode	<b>RES</b> Pin	Internal State	Other Pins	Oscillator Pins
Active mode 1	V <sub>cc</sub>	Operates	V <sub>cc</sub>	Main clock:
Active mode 2		Operates (\u00f6_osc/64)		ceramic or crystal resonator
Sleep mode 1 V <sub>cc</sub>		Only timers operate	V <sub>cc</sub>	
Sleep mode 2		Only timers operate $(\phi_{osc}/64)$		
Subactive mode	V <sub>cc</sub>	Operates	V <sub>cc</sub>	Main clock:
Subsleep mode	V <sub>cc</sub>	Only timers operate	V <sub>cc</sub>	on-chip oscillator
Standby mode V <sub>cc</sub>		CPU and timers both stop	V <sub>cc</sub>	Main clock: ceramic or crystal resonator

Appendix



Figure B.18 Port 7 Block Diagram (P70)

