

Welcome to **E-XFL.COM** 

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


| D-4-W-                     |   |
|----------------------------|---|
| Details                    |   |
| Product Status             | Active  |
| Core Processor             | AVR   |
| Core Size                  | 8-Bit   |
| Speed                      | 10MHz   |
| Connectivity               | USI   |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT                        |
| Number of I/O              | 12  |
| Program Memory Size        | 2KB (1K x 16)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 128 x 8   |
| RAM Size                   | 128 x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 8x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 14-SOIC (0.154", 3.90mm Width)  |
| Supplier Device Package    | 14-SOIC   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/attiny24v-10ssu |




## 1. Pin Configurations

Figure 1-1. Pinout ATtiny24/44/84

#### PDIP/SOIC



### QFN/MLF



## 1.1 Pin Descriptions

1.1.1 VCC

Supply voltage.

1.1.2 GND

Ground.

### 1.1.3 Port B (PB3:PB0)

Port B is a 4-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability except PB3 which has the RESET capability. To use pin PB3 as an I/O pin, instead of RESET pin, program ('0') RSTDISBL fuse. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATtiny24/44/84 as listed in Section 10.2 "Alternate Port Functions" on page 58.

### 1.1.4 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running and provided the reset pin has not been disabled. The minimum pulse length is given in Table 20-4 on page 177. Shorter pulses are not guaranteed to generate a reset.

The reset pin can also be used as a (weak) I/O pin.

### 1.1.5 Port A (PA7:PA0)

Port A is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A has alternate functions as analog inputs for the ADC, analog comparator, timer/counter, SPI and pin change interrupt as described in "Alternate Port Functions" on page 58.






## 2. Overview

ATtiny24/44/84 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny24/44/84 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Figure 2-1. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

# 4. Register Summary

| Address                    | Name             | Bit 7           | Bit 6           | Bit 5         | Bit 4             | Bit 3             | Bit 2         | Bit 1         | Bit 0         | Page                 |
|----------------------------|------------------|-----------------|-----------------|---------------|-------------------|-------------------|---------------|---------------|---------------|----------------------|
| 0x3F (0x5F)                | SREG             | I               | T               | Н             | S                 | V                 | N             | Z             | С             | Page 8               |
| 0x3E (0x5E)                | SPH              | -               | _               | _             | _                 | _                 |               | SP9           | SP8           | Page 11              |
| 0x3D (0x5D)                | SPL              | SP7             | SP6             | SP5           | SP4               | SP3               | SP2           | SP1           | SP0           | Page 11              |
| 0x3C (0x5C)                | OCR0B            |                 |                 | Timer/        | Counter0 – Outp   | out Compare Rec   | gister B      |               |               | Page 85              |
| 0x3B (0x5B)                | GIMSK            | -               | INT0            | PCIE1         | PCIE0             | _                 | _             | -             | -             | Page 51              |
| 0x3A (0x5A                 | GIFR             | -               | INTF0           | PCIF1         | PCIF0             | -                 | -             | -             | -             | Page 52              |
| 0x39 (0x59)                | TIMSK0           | -               | ı               | _             | _                 | _                 | OCIE0B        | OCIE0A        | TOIE0         | Page 85              |
| 0x38 (0x58)                | TIFR0            |                 | -               | -             | -                 | -                 | OCF0B         | OCF0A         | TOV0          | Page 85              |
| 0x37 (0x57)                | SPMCSR           | -               | _               | RSIG          | CTPB              | RFLB              | PGWRT         | PGERS         | SPMEN         | Page 157             |
| 0x36 (0x56)                | OCR0A            |                 |                 |               |                   | out Compare Rec   |               |               |               | Page 84              |
| 0x35 (0x55)                | MCUCR            | BODS            | PUD             | SE            | SM1               | SM0               | BODSE         | ISC01         | ISC00         | Pages 36, 51, and 67 |
| 0x34 (0x54)                | MCUSR            | -               | -               | _             | -                 | WDRF              | BORF          | EXTRF         | PORF          | Page 45              |
| 0x33 (0x53)                | TCCR0B           | FOC0A           | FOC0B           | _             | -                 | WGM02             | CS02          | CS01          | CS00          | Page 83              |
| 0x32 (0x52)                | TCNT0            | 0417            | 041.0           | 0415          |                   | Counter0          | 0410          |               |               | Page 84              |
| 0x31 (0x51)                | OSCCAL           | CAL7            | CAL6            | CAL5          | CAL4              | CAL3              | CAL2          | CAL1          | CAL0          | Page 30              |
| 0x30 (0x50)                | TCCR0A           | COM0A1          | COM0A0          | COM0B1        | COM0B0            | _                 |               | WGM01         | WGM00         | Page 80              |
| 0x2F (0x4F)<br>0x2E (0x4E) | TCCR1A<br>TCCR1B | COM1A1<br>ICNC1 | COM1A0<br>ICES1 | COM1B1        | COM1B0<br>WGM13   | WGM12             | CS12          | WGM11<br>CS11 | WGM10<br>CS10 | Page 108<br>Page 110 |
| 0x2D (0x4D)                | TCNT1H           | ICNCT           | ICEST           |               |                   | nter Register Hig |               | CSTI          | 0310          | Page 112             |
| 0x2C (0x4C)                | TCNT1L           |                 |                 |               |                   | nter Register Lo  | •             |               |               | Page 112             |
| 0x2B (0x4B)                | OCR1AH           |                 |                 |               |                   | are Register A F  |               |               |               | Page 112             |
| 0x2A (0x4A)                | OCR1AL           |                 |                 |               |                   | are Register A L  | <u> </u>      |               |               | Page 112             |
| 0x29 (0x49)                | OCR1BH           |                 |                 |               |                   | are Register B F  |               |               |               | Page 112             |
| 0x28 (0x48)                | OCR1BL           |                 |                 |               |                   | are Register B L  | • •           |               |               | Page 112             |
| 0x27 (0x47)                | DWDR             |                 |                 |               |                   | R[7:0]            |               |               |               | Page 152             |
| 0x26 (0x46)                | CLKPR            | CLKPCE          | -               | _             | -                 | CLKPS3            | CLKPS2        | CLKPS1        | CLKPS0        | Page 31              |
| 0x25 (0x45)                | ICR1H            |                 |                 | Timer/Co      | unter1 - Input C  | apture Register   | High Byte     | •             | •             | Page 113             |
| 0x24 (0x44)                | ICR1L            |                 |                 | Timer/Co      | ounter1 - Input C | apture Register   | Low Byte      |               |               | Page 113             |
| 0x23 (0x43)                | GTCCR            | TSM             | ı               | _             | -                 | -                 | _             | -             | PSR10         | Page 116             |
| 0x22 (0x42)                | TCCR1C           | FOC1A           | FOC1B           | _             | -                 | -                 | -             | _             | -             | Page 111             |
| 0x21 (0x41)                | WDTCSR           | WDIF            | WDIE            | WDP3          | WDCE              | WDE               | WDP2          | WDP1          | WDP0          | Page 45              |
| 0x20 (0x40)                | PCMSK1           | -               | _               | _             | -                 | PCINT11           | PCINT10       | PCINT9        | PCINT8        | Page 52              |
| 0x1F (0x3F)                | EEARH            | -               | ı               | -             | -                 | -                 | -             | _             | EEAR8         | Page 20              |
| 0x1E (0x3E)                | EEARL            | EEAR7           | EEAR6           | EEAR5         | EEAR4             | EEAR3             | EEAR2         | EEAR1         | EEAR0         | Page 21              |
| 0x1D (0x3D)                | EEDR             |                 |                 | T             |                   | ata Register      |               | T             | T             | Page 21              |
| 0x1C (0x3C)                | EECR             | -               | -               | EEPM1         | EEPM0             | EERIE             | EEMPE         | EEPE          | EERE          | Page 21              |
| 0x1B (0x3B)                | PORTA            | PORTA7          | PORTA6          | PORTA5        | PORTA4            | PORTA3            | PORTA2        | PORTA1        | PORTA0        | Page 67              |
| 0x1A (0x3A)                | DDRA<br>PINA     | DDA7<br>PINA7   | DDA6<br>PINA6   | DDA5<br>PINA5 | DDA4<br>PINA4     | DDA3<br>PINA3     | DDA2<br>PINA2 | DDA1<br>PINA1 | DDA0<br>PINA0 | Page 67              |
| 0x19 (0x39)<br>0x18 (0x38) | PORTB            | FINA/           | FINAO           | CANIT         | FINA4             | PORTB3            | PORTB2        | PORTB1        | PORTB0        | Page 68<br>Page 68   |
| 0x17 (0x37)                | DDRB             | _               | _               | _             | _                 | DDB3              | DDB2          | DDB1          | DDB0          | Page 68              |
| 0x16 (0x36)                | PINB             | _               |                 | _             | _                 | PINB3             | PINB2         | PINB1         | PINB0         | Page 68              |
| 0x15 (0x35)                | GPIOR2           |                 |                 |               | General Purpos    | se I/O Register 2 |               | 1 11101       | 1 11450       | Page 23              |
| 0x14 (0x34)                | GPIOR1           |                 |                 |               |                   | se I/O Register 1 |               |               |               | Page 23              |
| 0x13 (0x33)                | GPIOR0           |                 |                 |               |                   | se I/O Register 0 |               |               |               | Page 23              |
| 0x12 (0x32)                | PCMSK0           | PCINT7          | PCINT6          | PCINT5        | PCINT4            | PCINT3            | PCINT2        | PCINT1        | PCINT0        | Page 53              |
| 0x11 (0x31))               | Reserved         |                 |                 |               |                   | -                 |               | •             | •             |                      |
| 0x10 (0x30)                | USIBR            |                 |                 |               | USI Buffe         | r Register        |               |               |               | Page 125             |
| 0x0F (0x2F)                | USIDR            |                 |                 |               |                   | Register          |               |               |               | Page 124             |
| 0x0E (0x2E)                | USISR            | USISIF          | USIOIF          | USIPF         | USIDC             | USICNT3           | USICNT2       | USICNT1       | USICNT0       | Page 125             |
| 0x0D (0x2D)                | USICR            | USISIE          | USIOIE          | USIWM1        | USIWM0            | USICS1            | USICS0        | USICLK        | USITC         | Page 126             |
| 0x0C (0x2C)                | TIMSK1           | -               | ı               | ICIE1         | -                 | -                 | OCIE1B        | OCIE1A        | TOIE1         | Page 113             |
| 0x0B (0x2B)                | TIFR1            | -               | -               | ICF1          | -                 | -                 | OCF1B         | OCF1A         | TOV1          | Page 114             |
| 0x0A (0x2A)                | Reserved         |                 |                 |               |                   | =                 |               |               |               |                      |
| 0x09 (0x29)                | Reserved         |                 |                 |               |                   | -<br>I            |               |               | 1             |                      |
| 0x08 (0x28)                | ACSR             | ACD             | ACBG            | ACO           | ACI               | ACIE              | ACIC          | ACIS1         | ACIS0         | Page 130             |
| 0x07 (0x27)                | ADMUX            | REFS1           | REFS0           | MUX5          | MUX4              | MUX3              | MUX2          | MUX1          | MUX0          | Page 145             |
| 0x06 (0x26)                | ADCSRA           | ADEN            | ADSC            | ADATE         | ADIF              | ADIE              | ADPS2         | ADPS1         | ADPS0         | Page 147             |
| 0x05 (0x25)                | ADCH             |                 |                 |               |                   | ister High Byte   |               |               |               | Page 149             |
| 0x04 (0x24)                | ADCL             | D               | 40::-           |               |                   | gister Low Byte   | 4D=0-         | 10=0:         | AD=0-         | Page 149             |
| 0x03 (0x23)                | ADCSRB           | BIN             | ACME            | _             | ADLAR             | _                 | ADTS2         | ADTS1         | ADTS0         | Page 131, Page 149   |
| 0x02 (0x22)                | Reserved         | AD075           | ADOCD           | ADOSD         | ADO/5             | AD000             | ADOCD         | ADOCE         | ADOCD         | Dage 404 D- 450      |
| 0x01 (0x21)                | DIDR0            | ADC7D           | ADC6D           | ADC5D         | ADC4D             | ADC3D             | ADC2D         | ADC1D         | ADC0D         | Page 131, Page 150   |
| 0x00 (0x20)                | PRR              | _               | =               | _             | _                 | PRTIM1            | PRTIM0        | PRUSI         | PRADC         | Page 37              |



# 5. Instruction Set Summary

| Mnemonics        | Operands          | Description                            | Operation  | Flags      | #Clocks |
|------------------|-------------------|--|--|------------|---------|
| ARITHMETIC AND I | OGIC INSTRUCTIONS | 5                                      |  |            |         |
| ADD              | Rd, Rr            | Add two Registers                      | Rd ← Rd + Rr   | Z,C,N,V,H  | 1       |
| ADC              | Rd, Rr            | Add with Carry two Registers           | $Rd \leftarrow Rd + Rr + C$                          | Z,C,N,V,H  | 1       |
| ADIW             | Rdl,K             | Add Immediate to Word                  | Rdh:Rdl ← Rdh:Rdl + K                                | Z,C,N,V,S  | 2       |
| SUB              | Rd, Rr            | Subtract two Registers                 | $Rd \leftarrow Rd - Rr$                              | Z,C,N,V,H  | 1       |
| SUBI             | Rd, K             | Subtract Constant from Register        | $Rd \leftarrow Rd - K$                               | Z,C,N,V,H  | 1       |
| SBC              | Rd, Rr            | Subtract with Carry two Registers      | $Rd \leftarrow Rd - Rr - C$                          | Z,C,N,V,H  | 1       |
| SBCI             | Rd, K             | Subtract with Carry Constant from Reg. | $Rd \leftarrow Rd - K - C$                           | Z,C,N,V,H  | 1       |
| SBIW             | Rdl,K             | Subtract Immediate from Word           | Rdh:Rdl ← Rdh:Rdl - K                                | Z,C,N,V,S  | 2       |
| AND              | Rd, Rr            | Logical AND Registers                  | $Rd \leftarrow Rd \bullet Rr$                        | Z,N,V      | 1       |
| ANDI             | Rd, K             | Logical AND Register and Constant      | $Rd \leftarrow Rd \bullet K$                         | Z,N,V      | 1       |
| OR               | Rd, Rr            | Logical OR Registers                   | $Rd \leftarrow Rd v Rr$                              | Z,N,V      | 1       |
| ORI              | Rd, K             | Logical OR Register and Constant       | $Rd \leftarrow Rd v K$                               | Z,N,V      | 1       |
| EOR              | Rd, Rr            | Exclusive OR Registers                 | $Rd \leftarrow Rd \oplus Rr$                         | Z,N,V      | 1       |
| COM              | Rd                | One's Complement                       | $Rd \leftarrow 0xFF - Rd$                            | Z,C,N,V    | 1       |
| NEG              | Rd                | Two's Complement                       | Rd ← 0x00 – Rd                                       | Z,C,N,V,H  | 1       |
| SBR              | Rd,K              | Set Bit(s) in Register                 | $Rd \leftarrow Rd v K$                               | Z,N,V      | 1       |
| CBR              | Rd,K              | Clear Bit(s) in Register               | $Rd \leftarrow Rd \bullet (0xFF - K)$                | Z,N,V      | 1       |
| INC              | Rd                | Increment                              | Rd ← Rd + 1  | Z,N,V      | 1       |
| DEC              | Rd                | Decrement                              | Rd ← Rd – 1  | Z,N,V      | 1       |
| TST              | Rd                | Test for Zero or Minus                 | Rd ← Rd • Rd   | Z,N,V      | 1       |
| CLR              | Rd                | Clear Register                         | $Rd \leftarrow Rd \oplus Rd$                         | Z,N,V      | 1       |
| SER              | Rd                | Set Register                           | Rd ← 0xFF  | None       | 1       |
| BRANCH INSTRUC   | TIONS             |  |  |            |         |
| RJMP             | k                 | Relative Jump                          | PC ← PC + k + 1                                      | None       | 2       |
| IJMP             |                   | Indirect Jump to (Z)                   | $PC \leftarrow Z$                                    | None       | 2       |
| RCALL            | k                 | Relative Subroutine Call               | PC ← PC + k + 1                                      | None       | 3       |
| ICALL            |                   | Indirect Call to (Z)                   | $PC \leftarrow Z$                                    | None       | 3       |
| RET              |                   | Subroutine Return                      | PC ← STACK   | None       | 4       |
| RETI             |                   | Interrupt Return                       | PC ← STACK   | 1          | 4       |
| CPSE             | Rd,Rr             | Compare, Skip if Equal                 | if (Rd = Rr) PC $\leftarrow$ PC + 2 or 3             | None       | 1/2/3   |
| CP               | Rd,Rr             | Compare                                | Rd – Rr  | Z, N,V,C,H | 1       |
| CPC              | Rd,Rr             | Compare with Carry                     | Rd – Rr – C  | Z, N,V,C,H | 1       |
| CPI              | Rd,K              | Compare Register with Immediate        | Rd – K   | Z, N,V,C,H | 1       |
| SBRC             | Rr, b             | Skip if Bit in Register Cleared        | if (Rr(b)=0) PC ← PC + 2 or 3                        | None       | 1/2/3   |
| SBRS             | Rr, b             | Skip if Bit in Register is Set         | if (Rr(b)=1) PC ← PC + 2 or 3                        | None       | 1/2/3   |
| SBIC             | P, b              | Skip if Bit in I/O Register Cleared    | if (P(b)=0) PC ← PC + 2 or 3                         | None       | 1/2/3   |
| SBIS             | P, b              | Skip if Bit in I/O Register is Set     | if (P(b)=1) PC ← PC + 2 or 3                         | None       | 1/2/3   |
| BRBS             | s, k              | Branch if Status Flag Set              | if (SREG(s) = 1) then PC←PC+k + 1                    | None       | 1/2     |
| BRBC             | s, k              | Branch if Status Flag Cleared          | if (SREG(s) = 0) then PC←PC+k + 1                    | None       | 1/2     |
| BREQ             | k                 | Branch if Equal                        | if $(Z = 1)$ then $PC \leftarrow PC + k + 1$         | None       | 1/2     |
| BRNE             | k                 | Branch if Not Equal                    | if $(Z = 0)$ then $PC \leftarrow PC + k + 1$         | None       | 1/2     |
| BRCS             | k                 | Branch if Carry Set                    | if (C = 1) then PC $\leftarrow$ PC + k + 1           | None       | 1/2     |
| BRCC             | k                 | Branch if Carry Cleared                | if (C = 0) then PC $\leftarrow$ PC + k + 1           | None       | 1/2     |
| BRSH             | k                 | Branch if Same or Higher               | if (C = 0) then PC $\leftarrow$ PC + k + 1           | None       | 1/2     |
| BRLO             | k                 | Branch if Lower                        | if (C = 1) then PC $\leftarrow$ PC + k + 1           | None       | 1/2     |
| BRMI             | k                 | Branch if Minus                        | if $(N = 1)$ then $PC \leftarrow PC + k + 1$         | None       | 1/2     |
| BRPL             | k                 | Branch if Plus                         | if $(N = 0)$ then $PC \leftarrow PC + k + 1$         | None       | 1/2     |
| BRGE             | k                 | Branch if Greater or Equal, Signed     | if (N $\oplus$ V= 0) then PC $\leftarrow$ PC + k + 1 | None       | 1/2     |
| BRLT             | k                 | Branch if Less Than Zero, Signed       | if (N $\oplus$ V= 1) then PC $\leftarrow$ PC + k + 1 | None       | 1/2     |
| BRHS             | k                 | Branch if Half Carry Flag Set          | if (H = 1) then PC $\leftarrow$ PC + k + 1           | None       | 1/2     |
| BRHC             | k                 | Branch if Half Carry Flag Cleared      | if (H = 0) then PC $\leftarrow$ PC + k + 1           | None       | 1/2     |
| BRTS             | k                 | Branch if T Flag Set                   | if (T = 1) then PC $\leftarrow$ PC + k + 1           | None       | 1/2     |
| BRTC             | k                 | Branch if T Flag Cleared               | if (T = 0) then PC $\leftarrow$ PC + k + 1           | None       | 1/2     |
| BRVS             | k                 | Branch if Overflow Flag is Set         | if (V = 1) then PC $\leftarrow$ PC + k + 1           | None       | 1/2     |
| BRVC             | k                 | Branch if Overflow Flag is Cleared     | if (V = 0) then PC $\leftarrow$ PC + k + 1           | None       | 1/2     |
| BRIE             | k                 | Branch if Interrupt Enabled            | if ( I = 1) then PC ← PC + k + 1                     | None       | 1/2     |
| BRID             | k                 | Branch if Interrupt Disabled           | if ( I = 0) then PC $\leftarrow$ PC + k + 1          | None       | 1/2     |
| BIT AND BIT-TEST |                   |  | 1  |            |         |
| SBI              | P,b               | Set Bit in I/O Register                | I/O(P,b) ← 1   | None       | 2       |
| CBI              | P,b               | Clear Bit in I/O Register              | I/O(P,b) ← 0   | None       | 2       |
| LSL              | Rd                | Logical Shift Left                     | $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$       | Z,C,N,V    | 1       |
|                  |                   | -                                      |  |            |         |
| LSR              | Rd                | Logical Shift Right                    | $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$       | Z,C,N,V    | 1       |





| Mnemonics       | Operands    | Description                      | Operation   | Flags   | #Clocks  |
|-----------------|-------------|----------------------------------|---|---------|----------|
| ROR             | Rd          | Rotate Right Through Carry       | $Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$ | Z,C,N,V | 1        |
| ASR             | Rd          | Arithmetic Shift Right           | $Rd(n) \leftarrow Rd(n+1), n=06$                              | Z,C,N,V | 1        |
| SWAP            | Rd          | Swap Nibbles                     | Rd(30)←Rd(74),Rd(74)←Rd(30)                                   | None    | 1        |
| BSET            | s           | Flag Set                         | SREG(s) ← 1   | SREG(s) | 1        |
| BCLR            | s           | Flag Clear                       | SREG(s) ← 0   | SREG(s) | 1        |
| BST             | Rr, b       | Bit Store from Register to T     | $T \leftarrow Rr(b)$  | Т       | 1        |
| BLD             | Rd, b       | Bit load from T to Register      | Rd(b) ← T   | None    | 1        |
| SEC             |             | Set Carry                        | C ← 1   | С       | 1        |
| CLC             |             | Clear Carry                      | C ← 0   | С       | 1        |
| SEN             |             | Set Negative Flag                | N ← 1   | N       | 1        |
| CLN             |             | Clear Negative Flag              | N ← 0   | N       | 1        |
| SEZ             |             | Set Zero Flag                    | Z ← 1   | Z       | 1        |
| CLZ             |             | Clear Zero Flag                  | Z ← 0   | Z       | 1        |
| SEI             |             | Global Interrupt Enable          | I ← 1   | 1       | 1        |
| CLI             |             | Global Interrupt Disable         | 1←0   | l i     | 1        |
| SES             |             | Set Signed Test Flag             | S ← 1   | S       | 1        |
| CLS             |             | Clear Signed Test Flag           | S ← 0   | S       | 1        |
| SEV             |             | Set Twos Complement Overflow.    | V ← 1   | V       | 1        |
| CLV             |             | Clear Twos Complement Overflow   | V ← 0   | V       | 1        |
| SET             |             | Set T in SREG                    | T ← 1   | T       | 1        |
| CLT             |             | Clear T in SREG                  | T ← 0   | T       | 1        |
| SEH             |             | Set Half Carry Flag in SREG      | H ← 1   | Н       | 1        |
| CLH             |             | Clear Half Carry Flag in SREG    | H ← 0   | Н       | 1        |
| DATA TRANSFER I | NETRICTIONS | Clear Hall Carry Hag III Cried   | 11 — 0  | 1 ''    |          |
| MOV             | Rd, Rr      | Move Between Registers           | Dd . Dr   | None    | 1        |
|                 |             | ,                                | Rd ← Rr<br>Rd+1:Rd ← Rr+1:Rr                                  | None    |          |
| MOVW            | Rd, Rr      | Copy Register Word               |   | None    | 1        |
| LDI             | Rd, K       | Load Immediate                   | Rd ← K  | None    | 1        |
| LD              | Rd, X       | Load Indirect                    | $Rd \leftarrow (X)$   | None    | 2        |
| LD              | Rd, X+      | Load Indirect and Post-Inc.      | $Rd \leftarrow (X), X \leftarrow X + 1$                       | None    | 2        |
| LD              | Rd, - X     | Load Indirect and Pre-Dec.       | $X \leftarrow X - 1$ , $Rd \leftarrow (X)$                    | None    | 2        |
| LD              | Rd, Y       | Load Indirect                    | $Rd \leftarrow (Y)$   | None    | 2        |
| LD              | Rd, Y+      | Load Indirect and Post-Inc.      | $Rd \leftarrow (Y), Y \leftarrow Y + 1$                       | None    | 2        |
| LD              | Rd, - Y     | Load Indirect and Pre-Dec.       | $Y \leftarrow Y - 1$ , $Rd \leftarrow (Y)$                    | None    | 2        |
| LDD             | Rd,Y+q      | Load Indirect with Displacement  | $Rd \leftarrow (Y + q)$                                       | None    | 2        |
| LD              | Rd, Z       | Load Indirect                    | $Rd \leftarrow (Z)$   | None    | 2        |
| LD              | Rd, Z+      | Load Indirect and Post-Inc.      | $Rd \leftarrow (Z), Z \leftarrow Z+1$                         | None    | 2        |
| LD              | Rd, -Z      | Load Indirect and Pre-Dec.       | $Z \leftarrow Z - 1$ , $Rd \leftarrow (Z)$                    | None    | 2        |
| LDD             | Rd, Z+q     | Load Indirect with Displacement  | $Rd \leftarrow (Z + q)$                                       | None    | 2        |
| LDS             | Rd, k       | Load Direct from SRAM            | Rd ← (k)  | None    | 2        |
| ST              | X, Rr       | Store Indirect                   | $(X) \leftarrow Rr$   | None    | 2        |
| ST              | X+, Rr      | Store Indirect and Post-Inc.     | $(X) \leftarrow Rr, X \leftarrow X + 1$                       | None    | 2        |
| ST              | - X, Rr     | Store Indirect and Pre-Dec.      | $X \leftarrow X - 1$ , $(X) \leftarrow Rr$                    | None    | 2        |
| ST              | Y, Rr       | Store Indirect                   | (Y) ← Rr  | None    | 2        |
| ST              | Y+, Rr      | Store Indirect and Post-Inc.     | $(Y) \leftarrow Rr, Y \leftarrow Y + 1$                       | None    | 2        |
| ST              | - Y, Rr     | Store Indirect and Pre-Dec.      | $Y \leftarrow Y - 1$ , $(Y) \leftarrow Rr$                    | None    | 2        |
| STD             | Y+q,Rr      | Store Indirect with Displacement | $(Y + q) \leftarrow Rr$                                       | None    | 2        |
| ST              | Z, Rr       | Store Indirect                   | (Z) ← Rr  | None    | 2        |
| ST              | Z+, Rr      | Store Indirect and Post-Inc.     | $(Z) \leftarrow Rr, Z \leftarrow Z + 1$                       | None    | 2        |
| ST              | -Z, Rr      | Store Indirect and Pre-Dec.      | $Z \leftarrow Z - 1$ , $(Z) \leftarrow Rr$                    | None    | 2        |
| STD             | Z+q,Rr      | Store Indirect with Displacement | $(Z + q) \leftarrow Rr$                                       | None    | 2        |
| STS             | k, Rr       | Store Direct to SRAM             | (k) ← Rr  | None    | 2        |
| LPM             |             | Load Program Memory              | R0 ← (Z)  | None    | 3        |
| LPM             | Rd, Z       | Load Program Memory              | $Rd \leftarrow (Z)$   | None    | 3        |
| LPM             | Rd, Z+      | Load Program Memory and Post-Inc | $Rd \leftarrow (Z), Z \leftarrow Z+1$                         | None    | 3        |
| SPM             |             | Store Program Memory             | (z) ← R1:R0   | None    |          |
| IN              | Rd, P       | In Port                          | Rd ← P  | None    | 1        |
| OUT             | P, Rr       | Out Port                         | P ← Rr  | None    | 1        |
| PUSH            | Rr          | Push Register on Stack           | STACK ← Rr  | None    | 2        |
| POP             | Rd          | Pop Register from Stack          | Rd ← STACK  | None    | 2        |
| MCU CONTROL INS |             | . Sp. Togistor from Stack        | 1   | 110110  |          |
| NOP             |             | No Operation                     |   | None    | 1        |
| SLEEP           |             |                                  | (see specific descr. for Sleep function)                      |         | 1        |
|                 |             | Sleep<br>Watchdog Roset          |   | None    |          |
| WDR             |             | Watchdog Reset                   | (see specific descr. for WDR/Timer)                           | None    | 1<br>N/A |
| BREAK           |             | Break                            | For On-chip Debug Only  | None    | N/A      |

## 6. Ordering Information

## 6.1 ATtiny24

| Speed (MHz) | Power Supply | Ordering Code <sup>(1)</sup>  | Package <sup>(2)</sup>               | Operational Range                             |
|-------------|--------------|---|--------------------------------------|---|
| 10          | 1.8 - 5.5V   | ATtiny24V-10SSU ATtiny24V-10SSUR ATtiny24V-10PU ATtiny24V-10MU ATtiny24V-10MUR        | 14S1<br>14S1<br>14P3<br>20M1<br>20M1 | Industrial<br>(-40°C to +85°C) <sup>(3)</sup> |
| 20          | 2.7 - 5.5V   | ATtiny24-20SSU<br>ATtiny24-20SSUR<br>ATtiny24-20PU<br>ATtiny24-20MU<br>ATtiny24-20MUR | 14S1<br>14S1<br>14P3<br>20M1<br>20M1 | Industrial<br>(-40°C to +85°C) <sup>(3)</sup> |

Notes: 1. Code indicators:

- U: matte tin

- R: tape & reel

- 2. All packages are Pb-free, halide-free and fully green and they comply with the European directive for Restriction of Hazard-ous Substances (RoHS).
- 3. These devices can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

| Package Type   |  |  |  |  |  |  |
|--|--|--|--|--|--|--|
| 14S1 14-lead, 0.150" Wide Body, Plastic Gull Wing Small Outline Package (SOIC)         |  |  |  |  |  |  |
| 14-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)                               |  |  |  |  |  |  |
| 20M1 20-pad, 4 x 4 x 0.8 mm Body, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |  |  |  |  |  |  |





## 6.2 ATtiny44

| Speed (MHz) | Power Supply       | Ordering Code <sup>(1)</sup>  | Package <sup>(2)</sup>               | Operational Range                             |
|-------------|--------------------|---|--------------------------------------|---|
| 10          | 1.8 - 5.5V         | ATtiny44V-10SSU ATtiny44V-10SSUR ATtiny44V-10PU ATtiny44V-10MU ATtiny44V-10MUR        | 14S1<br>14S1<br>14P3<br>20M1<br>20M1 | Industrial<br>(-40°C to +85°C) <sup>(3)</sup> |
| 20          | 2.7 - 5.5 <b>V</b> | ATtiny44-20SSU<br>ATtiny44-20SSUR<br>ATtiny44-20PU<br>ATtiny44-20MU<br>ATtiny44-20MUR | 14S1<br>14S1<br>14P3<br>20M1<br>20M1 | Industrial<br>(-40°C to +85°C) <sup>(3)</sup> |

Notes: 1. Code indicators:

- U: matte tin

- R: tape & reel

- 2. All packages are Pb-free, halide-free and fully green and they comply with the European directive for Restriction of Hazard-ous Substances (RoHS).
- 3. These devices can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

| Package Type  |   |  |  |  |  |  |
|---|---|--|--|--|--|--|
| 14-lead, 0.150" Wide Body, Plastic Gull Wing Small Outline Package (SOIC) |   |  |  |  |  |  |
| 14-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)                  |   |  |  |  |  |  |
| 20M1  | 20-pad, 4 x 4 x 0.8 mm Body, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |  |  |  |  |  |

## **6.3 ATtiny84**

| Speed (MHz) | Power Supply | Ordering Code <sup>(1)</sup>  | Package <sup>(2)</sup>               | Operational Range                             |
|-------------|--------------|---|--------------------------------------|---|
| 10          | 1.8 - 5.5V   | ATtiny84V-10SSU ATtiny84V-10SSUR ATtiny84V-10PU ATtiny84V-10MU ATtiny84V-10MUR        | 14S1<br>14S1<br>14P3<br>20M1<br>20M1 | Industrial<br>(-40°C to +85°C) <sup>(3)</sup> |
| 20          | 2.7 - 5.5V   | ATtiny84-20SSU<br>ATtiny84-20SSUR<br>ATtiny84-20PU<br>ATtiny84-20MU<br>ATtiny84-20MUR | 14S1<br>14S1<br>14P3<br>20M1<br>20M1 | Industrial<br>(-40°C to +85°C) <sup>(3)</sup> |

Notes: 1. Code indicators:

- U: matte tin

- R: tape & reel

- 2. All packages are Pb-free, halide-free and fully green and they comply with the European directive for Restriction of Hazard-ous Substances (RoHS).
- 3. These devices can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.


| Package Type  |   |  |  |  |  |  |
|---|---|--|--|--|--|--|
| 14-lead, 0.150" Wide Body, Plastic Gull Wing Small Outline Package (SOIC) |   |  |  |  |  |  |
| 14-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)                  |   |  |  |  |  |  |
| 20M1  | 20-pad, 4 x 4 x 0.8 mm Body, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |  |  |  |  |  |






## 7. Packaging Information

## 7.1 20M1



**←**e

Note: Reference JEDEC Standard MO-220, Fig. 1 (SAW Singulation) WGGD-5.



# **COMMON DIMENSIONS** (Unit of Measure = mm)

| SYMBOL | MIN  | NOM      | MAX  | NOTE |  |  |
|--------|------|----------|------|------|--|--|
| Α      | 0.70 | 0.75     | 0.80 |      |  |  |
| A1     | -    | 0.01     | 0.05 |      |  |  |
| A2     |      | 0.20 REF |      |      |  |  |
| b      | 0.18 | 0.23     | 0.30 |      |  |  |
| D      |      | 4.00 BSC |      |      |  |  |
| D2     | 2.45 | 2.60     | 2.75 |      |  |  |
| E      |      | 4.00 BSC |      |      |  |  |
| E2     | 2.45 | 2.60     | 2.75 |      |  |  |
| е      |      |          |      |      |  |  |
| L      | 0.35 | 0.40     | 0.55 |      |  |  |


10/27/04


2325 Orchard Parkway San Jose, CA 95131 **TITLE 20M1**, 20-pad, 4 x 4 x 0.8 mm Body, Lead Pitch 0.50 mm, 2.6 mm Exposed Pad, Micro Lead Frame Package (MLF)


DRAWING NO. REV. 20M1 A

**BOTTOM VIEW** 

## 7.2 14P3







Notes: 1. This package conforms to JEDEC reference MS-001, Variation AA.

 Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

# **COMMON DIMENSIONS** (Unit of Measure = mm)

| , , ,  |         |         |        |        |  |  |  |
|--------|---------|---------|--------|--------|--|--|--|
| SYMBOL | MIN NOM |         | MAX    | NOTE   |  |  |  |
| Α      | _       | _       | 5.334  |        |  |  |  |
| A1     | 0.381   | _       | _      |        |  |  |  |
| D      | 18.669  | _       | 19.685 | Note 2 |  |  |  |
| Е      | 7.620   | _       | 8.255  |        |  |  |  |
| E1     | 6.096   | _       | 7.112  | Note 2 |  |  |  |
| В      | 0.356   | _       | 0.559  |        |  |  |  |
| B1     | 1.143   | _       | 1.778  |        |  |  |  |
| L      | 2.921   | _       | 3.810  |        |  |  |  |
| С      | 0.203   | _       | 0.356  |        |  |  |  |
| eB     | _       | _       | 10.922 |        |  |  |  |
| eC     | 0.000   | _       | 1.524  |        |  |  |  |
| е      |         | 2.540 7 | ΥP     |        |  |  |  |


11/02/05


| AIMEL |  |  | DRAWING NO. | REV. |
|-------|--|--|-------------|------|
|       | 2325 Orchard Parkway<br>San Jose, CA 95131 | 14P3, 14-lead (0.300"/7.62 mm Wide) Plastic Dual Inline Package (PDIP) | 14P3        | А    |






#### 7.3 **14S1**





#### **COMMON DIMENSIONS**

(Unit of Measure = mm/inches)



| SYMBOL | MIN         | NOM | MAX         | NOTE |
|--------|-------------|-----|-------------|------|
| Α      | 1.35/0.0532 | -   | 1.75/0.0688 |      |
| A1     | 0.1/.0040   | -   | 0.25/0.0098 |      |
| b      | 0.33/0.0130 | -   | 0.5/0.02005 |      |
| D      | 8.55/0.3367 | -   | 8.74/0.3444 | 2    |
| E      | 3.8/0.1497  | -   | 3.99/0.1574 | 3    |
| Н      | 5.8/0.2284  | -   | 6.19/0.2440 |      |
| L      | 0.41/0.0160 | -   | 1.27/0.0500 | 4    |
| е      |             |     |             |      |

Notes:

- 1. This drawing is for general information only; refer to JEDEC Drawing MS-012, Variation AB for additional information.
- 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusion and gate burrs shall not exceed 0.15 mm (0.006") per side.
- 3. Dimension E does not include inter-lead Flash or protrusion. Inter-lead flash and protrusions shall not exceed 0.25 mm (0.010") per side.
- 4. L is the length of the terminal for soldering to a substrate.
  5. The lead width B, as measured 0.36 mm (0.014") or greater above the seating plane, shall not exceed a maximum value of 0.61 mm (0.024") per side.

2/5/02



2325 Orchard Parkway San Jose, CA 95131

TITLE 14S1, 14-lead, 0.150" Wide Body, Plastic Gull Wing Small Outline Package (SOIC)

DRAWING NO. REV. 14S1 Α

ATtiny24/44/84

## 8. Errata

The revision letters in this section refer to the revision of the corresponding ATtiny24/44/84 device.

## 8.1 ATtiny24

#### 8.1.1 Rev. D – E

No known errata.

#### 8.1.2 Rev. C

- Reading EEPROM when system clock frequency is below 900 kHz may not work
- Reading EEPROM when system clock frequency is below 900 kHz may not work
  Reading data from the EEPROM at system clock frequency below 900 kHz may result in
  wrong data read.

#### Problem Fix/Work around

Avoid using the EEPROM at clock frequency below 900 kHz.

#### 8.1.3 Rev. B

- EEPROM read from application code does not work in Lock Bit Mode 3
- Reading EEPROM when system clock frequency is below 900 kHz may not work
- 1. EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read does not work from the application code.

#### Problem Fix/Work around

Do not set Lock Bit Protection Mode 3 when the application code needs to read from EEPROM.

2. Reading EEPROM when system clock frequency is below 900 kHz may not work

Reading data from the EEPROM at system clock frequency below 900 kHz may result in wrong data read.

#### Problem Fix/Work around

Avoid using the EEPROM at clock frequency below 900 kHz.

#### 8.1.4 Rev. A

Not sampled.





8.2 **ATtiny44** 

8.2.1 Rev. B – D

No known errata.

8.2.2 Rev. A

- Reading EEPROM when system clock frequency is below 900 kHz may not work
- 1. Reading EEPROM when system clock frequency is below 900 kHz may not work
  Reading data from the EEPROM at system clock frequency below 900 kHz may result in
  wrong data read.

## Problem Fix/Work around

Avoid using the EEPROM at clock frequency below 900 kHz.



## 9. Datasheet Revision History

Please note that the referring page numbers refer to the complete document.

### 9.1 Rev K. - 10/10

- 1. Added note for Internal 1.1V Reference in Table 16-4 on page 146.
- 2. Added tape & reel in Section 24. "Ordering Information" on page 217.
- 3. Updated last page.

## 9.2 Rev J. - 08/10

- 1. Updated Section 6.4 "Clock Output Buffer" on page 30, changed CLKO to CKOUT.
- 2. Removed text "Not recommended for new design" from cover page.

### 9.3 Rev I. - 06/10

- 1. Removed "Preliminary" from cover page.
- 2. Updated notes in Table 19-16, "High-voltage Serial Programming Instruction Set for ATtiny24/44/84," on page 171.
- 3. Added clarification before Table 6-8, "Capacitance for the Low-Frequency Crystal Oscillator," on page 28.
- 4. Updated some table notes in Section 20. "Electrical Characteristics" on page 174.

#### 9.4 Rev H. 10/09

- 1. Updated document template. Re-arranged some sections.
- 2. Updated "Low-Frequency Crystal Oscillator" with the Table 6-8 on page 28
- 3. Updated Tables:
  - "Active Clock Domains and Wake-up Sources in Different Sleep Modes" on page 33
  - "DC Characteristics" on page 174
  - "Register Summary" on page 213
- 4. Updated Register Description:
  - "ADMUX ADC Multiplexer Selection Register" on page 145
- 5. Signature Imprint Reading Instructions updated in "Reading Device Signature Imprint Table from Firmware" on page 156.
- 6. Updated Section:
  - Step 1. on page 164
- 7. Added Table:
  - "Analog Comparator Characteristics" on page 179
- 8. Updated Figure:
  - "Active Supply Current vs. frequency (1 20 MHz)" on page 187
- 9. Updated Figure 21-30 on page 201 and Figure 21-33 on page 202 under "Pin Threshold and Hysteresis".
- 10. Changed ATtiny24/44 device status to "Not Recommended for New Designs. Use: ATtiny24A/44A".



- "SPMCSR Store Program Memory Control and Status Register" on page 157
- "Register Summary" on page 213

### 3. Updated Figures:

- "Reset Logic" on page 39
- "Watchdog Reset During Operation" on page 42
- "Compare Match Output Unit, Schematic (non-PWM Mode)" on page 95
- "Analog to Digital Converter Block Schematic" on page 133
- "ADC Timing Diagram, Free Running Conversion" on page 137
- "Analog Input Circuitry" on page 140
- "High-voltage Serial Programming" on page 167
- "Serial Programming Timing" on page 183
- "High-voltage Serial Programming Timing" on page 184
- "Active Supply Current vs. Low Frequency (0.1 1.0 MHz)" on page 186
- "Active Supply Current vs. frequency (1 20 MHz)" on page 187
- "Active Supply Current vs. V<sub>CC</sub> (Internal RC Oscillator, 8 MHz)" on page 187
- "Active Supply Current vs. V<sub>CC</sub> (Internal RC Oscillator, 1 MHz)" on page 188
- "Active Supply Current vs. V<sub>CC</sub> (Internal RC Oscillator, 128 kHz)" on page 188
- "Idle Supply Current vs. Low Frequency (0.1 1.0 MHz)" on page 189
- "Idle Supply Current vs. Frequency (1 20 MHz)" on page 189
- "Idle Supply Current vs. V<sub>CC</sub> (Internal RC Oscillator, 8 MHz)" on page 190
- "Idle Supply Current vs. V<sub>CC</sub> (Internal RC Oscillator, 1 MHz)" on page 190
- "Idle Supply Current vs. V<sub>CC</sub> (Internal RC Oscillator, 128 kHz)" on page 191
- "Power-down Supply Current vs. V<sub>CC</sub> (Watchdog Timer Disabled)" on page 191
- "Power-down Supply Current vs. V<sub>CC</sub> (Watchdog Timer Enabled)" on page 192
- "Reset Pin Input Hysteresis vs. V<sub>CC</sub>" on page 202
- "Reset Pin Input Hysteresis vs. V<sub>CC</sub> (Reset Pin Used as I/O)" on page 203
- "Watchdog Oscillator Frequency vs. V<sub>CC</sub>" on page 205
- "Watchdog Oscillator Frequency vs. Temperature" on page 205
- "Calibrated 8 MHz RC Oscillator Frequency vs. V<sub>CC</sub>" on page 206
- "Calibrated 8 MHz RC oscillator Frequency vs. Temperature" on page 206
- "ADC Current vs. V<sub>CC</sub>" on page 207
- "Programming Current vs. V<sub>CC</sub> (ATtiny24)" on page 209
- "Programming Current vs. V<sub>CC</sub> (ATtiny44)" on page 209
- "Programming Current vs. V<sub>CC</sub> (ATtiny84)" on page 210

#### 4. Added Figures:

- "Reset Pin Output Voltage vs. Sink Current ( $V_{CC} = 3V$ )" on page 198
- "Reset Pin Output Voltage vs. Sink Current (V<sub>CC</sub> = 5V)" on page 198
- "Reset Pin Output Voltage vs. Source Current ( $V_{CC} = 3V$ )" on page 199
- "Reset Pin Output Voltage vs. Source Current (V<sub>CC</sub> = 5V)" on page 199

#### 5. Updated Tables:

- "Device Clocking Options Select" on page 25

- "Start-up Times for the Crystal Oscillator Clock Selection" on page 29
- "Start-up Times for the Internal Calibrated RC Oscillator Clock Selection" on page 27
- "Start-up Times for the External Clock Selection" on page 26
- "Start-up Times for the 128 kHz Internal Oscillator" on page 27
- "Active Clock Domains and Wake-up Sources in Different Sleep Modes" on page 33
- "Watchdog Timer Prescale Select" on page 47
- "Reset and Interrupt Vectors" on page 48
- "Overriding Signals for Alternate Functions in PA7:PA5" on page 63
- "Overriding Signals for Alternate Functions in PA4:PA2" on page 64
- "Overriding Signals for Alternate Functions in PA1:PA0" on page 64
- "Port B Pins Alternate Functions" on page 65
- "Overriding Signals for Alternate Functions in PB3:PB2" on page 66
- "Overriding Signals for Alternate Functions in PB1:PB0" on page 67
- "Waveform Generation Modes" on page 110
- "ADC Conversion Time" on page 138
- "Temperature vs. Sensor Output Voltage (Typical Case)" on page 144
- "DC Characteristics.  $T_A = -40$  "C to +85 "C" on page 174
- "Calibration Accuracy of Internal RC Oscillator" on page 176
- "Reset, Brown-out, and Internal Voltage Characteristics" on page 177
- "VBOT vs. BODLEVEL Fuse Coding" on page 179
- "ADC Characteristics, Single Ended Channels. T = -40°C to +85°C" on page 180
- "ADC Characteristics, Differential Channels (Bipolar Mode),  $T_A = -40$ °C to +85°C" on page 182
- "Serial Programming Characteristics,  $T_A$  = -40°C to +85°C,  $V_{CC}$  = 1.8 5.5V (Unless Otherwise Noted)" on page 183
- "High-voltage Serial Programming Characteristics  $T_A$  = 25°C,  $V_{CC}$  = 5V (Unless otherwise noted)" on page 184
- 6. Updated code examples in sections:
  - "Write" on page 17
  - "SPI Master Operation Example" on page 119
- 7. Updated "Ordering Information" in:
  - "ATtiny84" on page 219

### 9.6 Rev F. 02/07

- Updated Figure 1-1 on page 2, Figure 8-7 on page 43, Figure 20-6 on page 184.
- 2. Updated Table 9-1 on page 48, Table 10-7 on page 65, Table 11-2 on page 80, Table 11-3 on page 81, Table 11-5 on page 81, Table 11-6 on page 82, Table 11-7 on page 82, Table 11-8 on page 83, Table 20-11 on page 182, Table 20-13 on page 184.
- 3. Updated table references in "TCCR0A Timer/Counter Control Register A" on page 80.
- 4. Updated Port B, Bit 0 functions in "Alternate Functions of Port B" on page 65.
- 5. Updated WDTCR bit name to WDTCSR in assembly code examples.





- 6. Updated bit5 name in "TIFR1 Timer/Counter Interrupt Flag Register 1" on page 114.
- 7. Updated bit5 in "TIFR1 Timer/Counter Interrupt Flag Register 1" on page 114.
- 8. Updated "SPI Master Operation Example" on page 119.
- 9. Updated step 5 in "Enter High-voltage Serial Programming Mode" on page 168.

#### 9.7 Rev E. 09/06

- 1. All characterization data moved to "Electrical Characteristics" on page 174.
- 2. All Register Descriptions gathered up in separate sections at the end of each chapter.
- 3. Updated "System Control and Reset" on page 39.
- 4. Updated Table 11-3 on page 81, Table 11-6 on page 82, Table 11-8 on page 83, Table 12-3 on page 109 and Table 12-5 on page 110.
- 5. Updated "Fast PWM Mode" on page 97.
- 6. Updated Figure 12-7 on page 98 and Figure 16-1 on page 133.
- 7. Updated "Analog Comparator Multiplexed Input" on page 129.
- 8. Added note in Table 19-12 on page 165.
- 9. Updated "Electrical Characteristics" on page 174.
- 10. Updated "Typical Characteristics" on page 185.

## 9.8 Rev D. 08/06

- 1. Updated "Calibrated Internal 8 MHz Oscillator" on page 26.
- 2. Updated "OSCCAL Oscillator Calibration Register" on page 30.
- 3. Added Table 20-2 on page 176.
- 4. Updated code examples in "SPI Master Operation Example" on page 119.
- 5. Updated code examples in "SPI Slave Operation Example" on page 121.
- 6. Updated "Signature Bytes" on page 162.

## 9.9 Rev C. 07/06

- 1. Updated Features in "USI Universal Serial Interface" on page 117.
- 2. Added "Clock speed considerations" on page 123.
- 3. Updated Bit description in "ADMUX ADC Multiplexer Selection Register" on page 145.
- Added note to Table 18-1 on page 157.

#### 9.10 Rev B. 05/06

- 1. Updated "Default Clock Source" on page 30
- 2. Updated "Power Reduction Register" on page 35.
- 3. Updated Table 20-4 on page 177, Table 9-4 on page 42, Table 16-3 on page 145, Table 19-5 on page 161, Table 19-12 on page 165, Table 19-16 on page 171, Table 20-11 on page 182.
- 4. Updated Features in "Analog to Digital Converter" on page 132.
- 5. Updated Operation in "Analog to Digital Converter" on page 132.
- 6. Updated "Temperature Measurement" on page 144.

- 7. Updated DC Characteristics in "Electrical Characteristics" on page 174.
- 8. Updated "Typical Characteristics" on page 185.
- 9. Updated "Errata" on page 223.

## 9.11 Rev A. 12/05

Initial revision.





## Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: (+1)(408) 441-0311 Fax: (+1)(408) 487-2600

#### International

Atmel Asia Limited

Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG

Tel: (+852) 2245-6100 Fax: (+852) 2722-1369 Atmel Munich GmbH

**Business Campus** Parkring 4 D-85748 Garching b. Munich **GERMANY** 

Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621 Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 **JAPAN** 

Tel: (+81)(3) 3523-3551 Fax: (+81)(3) 3523-7581

#### **Product Contact**

Web Site

www.atmel.com

**Technical Support** 

avr@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

#### © 2010 Atmel Corporation. All rights reserved.

Atmel®, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.