



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Active
Number of LABs/CLBs	20340
Number of Logic Elements/Cells	355950
Total RAM Bits	31641600
Number of I/O	304
Number of Gates	-
Voltage - Supply	0.873V ~ 0.927V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	900-BBGA, FCBGA
Supplier Device Package	900-FCBGA (31x31)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xcku5p-3ffvd900e">https://www.e-xfl.com/product-detail/xilinx/xcku5p-3ffvd900e</a>

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup> (Cont'd)

Symbol	Description	Min	Typ	Max	Units
<b>GTH or GTY Transceiver</b>					
V <sub>MGTAVCC</sub> <sup>(10)</sup>	Analog supply voltage for the GTH or GTY transceiver.	0.873	0.900	0.927	V
V <sub>MGTAVTT</sub> <sup>(10)</sup>	Analog supply voltage for the GTH or GTY transmitter and receiver termination circuits.	1.164	1.200	1.236	V
V <sub>MGTVCCAUX</sub> <sup>(10)</sup>	Auxiliary analog QPLL voltage supply for the transceivers.	1.746	1.800	1.854	V
V <sub>MGTAVTRCAL</sub> <sup>(10)</sup>	Analog supply voltage for the resistor calibration circuit of the GTH or GTY transceiver column.	1.164	1.200	1.236	V
<b>SYSMON</b>					
V <sub>CCADC</sub>	SYSMON supply relative to GNDADC.	1.746	1.800	1.854	V
V <sub>REFP</sub>	SYSMON externally supplied reference voltage relative to GNDADC.	1.200	1.250	1.300	V
<b>Temperature</b>					
T <sub>j</sub> <sup>(12)</sup>	Junction temperature operating range for extended (E) temperature devices. <sup>(11)</sup>	0	–	100	°C
	Junction temperature operating range for industrial (I) temperature devices.	–40	–	100	°C
	Junction temperature operating range for eFUSE programming. <sup>(13)</sup>	–40	–	125	°C

**Notes:**

1. All voltages are relative to GND.
2. For the design of the power distribution system consult *UltraScale Architecture PCB Design Guide* ([UG583](#)).
3. V<sub>CCINT\_IO</sub> must be connected to V<sub>CCBRAM</sub>.
4. For V<sub>CCO\_0</sub>, the minimum recommended operating voltage for power on and during configuration is 1.425V. After configuration, data is retained even if V<sub>CCO</sub> drops to 0V.
5. Includes V<sub>CCO</sub> of 1.0V (HP I/O only), 1.2V, 1.35V, 1.5V, 1.8V, 2.5V (HD I/O only) at ±5%, and 3.3V (HD I/O only) at +3/-5%.
6. V<sub>CCAUX\_IO</sub> must be connected to V<sub>CCAUX</sub>.
7. The lower absolute voltage specification always applies.
8. A total of 200 mA per bank should not be exceeded.
9. If battery is not used, connect V<sub>BATT</sub> to either GND or V<sub>CCAUX</sub>.
10. Each voltage listed requires filtering as described in *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) or *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
11. Devices labeled with the speed/temperature grade of -2LE normally operate under Extended (E) temperature grade specifications with a maximum junction temperature of 100°C. However, E temperature grade devices can operate for a limited time at a junction temperature of 110°C. Timing parameters adhere to the same speed file at 110°C as they do at 100°C, regardless of operating voltage (nominal voltage of 0.85V or a low-voltage of 0.72V). Operation at T<sub>j</sub> = 110°C is limited to 1% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 1% of the device lifetime.
12. Xilinx recommends measuring the T<sub>j</sub> of a device using the system monitor as described in the *UltraScale Architecture System Monitor User Guide* ([UG580](#)). The SYSMON temperature measurement errors (that are described in [Table 76](#)) must be accounted for in your design. For example, by using an external reference of 1.25V, when SYSMON reports 97°C, there is a measurement error ±3°C. A reading of 97°C is considered the maximum adjusted T<sub>j</sub> (100°C – 3°C = 97°C).
13. Do not program eFUSE during device configuration (e.g., during configuration, during configuration readback, or when readback CRC is active).

## Power-On/Off Power Supply Sequencing

The recommended power-on sequence is  $V_{CCINT}$ ,  $V_{CCINT\_IO}/V_{CCBRAM}$ ,  $V_{CCAUX}/V_{CCAUX\_IO}$ , and  $V_{CCO}$  to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If  $V_{CCINT}$  and  $V_{CCINT\_IO}/V_{CCBRAM}$  have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously.  $V_{CCINT\_IO}$  must be connected to  $V_{CCBRAM}$ . If  $V_{CCAUX}/V_{CCAUX\_IO}$  and  $V_{CCO}$  have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously.  $V_{CCAUX}$  and  $V_{CCAUX\_IO}$  must be connected together.  $V_{CCADC}$  and  $V_{REF}$  can be powered at any time and have no power-up sequencing requirements.

The recommended power-on sequence to achieve minimum current draw for the GTH or GTY transceivers is  $V_{CCINT}$ ,  $V_{MGTAVCC}$ ,  $V_{MGTAVTT}$  OR  $V_{MGTAVCC}$ ,  $V_{CCINT}$ ,  $V_{MGTAVTT}$ . There is no recommended sequencing for  $V_{MGTAVCCAUX}$ . Both  $V_{MGTAVCC}$  and  $V_{CCINT}$  can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from  $V_{MGTAVTT}$  can be higher than specifications during power-up and power-down.

## Power Supply Requirements

**Table 7** shows the minimum current, in addition to  $I_{CCQ}$  maximum, required by each Kintex UltraScale+ FPGA for proper power-on and configuration. If the current minimums shown in **Table 7** are met, the device powers on after all supplies have passed through their power-on reset threshold voltages. The device must not be configured until after  $V_{CCINT}$  is applied. Once initialized and configured, use the Xilinx Power Estimator (XPE) tools to estimate current drain on these supplies.

**Table 7: Power-on Current by Device<sup>(1)</sup>**

Device	$I_{CCINTMIN}$	$I_{CCINT\_IOMIN} + I_{CCBRAMMIN}$	$I_{CCOMIN}$	$I_{CCAUXMIN} + I_{CCAUX\_IOMIN}$	Units
XCKU3P	$I_{CCINTQ} + 770$	$I_{CCBRAMQ} + I_{CCINT\_IOQ} + 229$	$I_{CCOQ} + 50$	$I_{CCAUXQ} + I_{CCAUX\_IOQ} + 386$	mA
XCKU5P	$I_{CCINTQ} + 770$	$I_{CCBRAMQ} + I_{CCINT\_IOQ} + 305$	$I_{CCOQ} + 50$	$I_{CCAUXQ} + I_{CCAUX\_IOQ} + 515$	mA
XCKU9P	$I_{CCINTQ} + 1800$	$I_{CCBRAMQ} + I_{CCINT\_IOQ} + 600$	$I_{CCOQ} + 50$	$I_{CCAUXQ} + I_{CCAUX\_IOQ} + 650$	mA
XCKU11P	$I_{CCINTQ} + 1961$	$I_{CCBRAMQ} + I_{CCINT\_IOQ} + 654$	$I_{CCOQ} + 55$	$I_{CCAUXQ} + I_{CCAUX\_IOQ} + 709$	mA
XCKU13P	$I_{CCINTQ} + 2242$	$I_{CCBRAMQ} + I_{CCINT\_IOQ} + 748$	$I_{CCOQ} + 63$	$I_{CCAUXQ} + I_{CCAUX\_IOQ} + 810$	mA
XCKU15P	$I_{CCINTQ} + 3433$	$I_{CCBRAMQ} + I_{CCINT\_IOQ} + 1145$	$I_{CCOQ} + 96$	$I_{CCAUXQ} + I_{CCAUX\_IOQ} + 1240$	mA

**Notes:**

1. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at [www.xilinx.com/power](http://www.xilinx.com/power)) to estimate power-on current for all supplies.

**Table 8** shows the power supply ramp time.

**Table 8: Power Supply Ramp Time**

Symbol	Description	Min	Max	Units
$T_{VCCINT}$	Ramp time from GND to 95% of $V_{CCINT}$ .	0.2	40	ms
$T_{VCCINT\_IO}$	Ramp time from GND to 95% of $V_{CCINT\_IO}$ .	0.2	40	ms
$T_{VCCO}$	Ramp time from GND to 95% of $V_{CCO}$ .	0.2	40	ms
$T_{VCCAUX}$	Ramp time from GND to 95% of $V_{CCAUX}$ .	0.2	40	ms
$T_{VCCBRAM}$	Ramp time from GND to 95% of $V_{CCBRAM}$ .	0.2	40	ms
$T_{MGTAVCC}$	Ramp time from GND to 95% of $V_{MGTAVCC}$ .	0.2	40	ms
$T_{MGTAVTT}$	Ramp time from GND to 95% of $V_{MGTAVTT}$ .	0.2	40	ms
$T_{MGTVCVCAUX}$	Ramp time from GND to 95% of $V_{MGTVCVCAUX}$ .	0.2	40	ms

## DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Table 9: SelectIO DC Input and Output Levels For HD I/O Banks<sup>(1)(2)(3)</sup>

I/O Standard	$V_{IL}$		$V_{IH}$		$V_{OL}$	$V_{OH}$	$I_{OL}$	$I_{OH}$
	$V$ , Min	$V$ , Max	$V$ , Min	$V$ , Max	$V$ , Max	$V$ , Min	mA	mA
HSTL_I	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	8.0	-8.0
HSTL_I_18	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	8.0	-8.0
HSUL_12	-0.300	$V_{REF} - 0.130$	$V_{REF} + 0.130$	$V_{CCO} + 0.300$	20% $V_{CCO}$	80% $V_{CCO}$	0.1	-0.1
LVCMOS12	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	Note 4	Note 4
LVCMOS15	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.450	$V_{CCO} - 0.450$	Note 5	Note 5
LVCMOS18	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.450	$V_{CCO} - 0.450$	Note 5	Note 5
LVCMOS25	-0.300	0.700	1.700	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	Note 5	Note 5
LVCMOS33	-0.300	0.800	2.000	3.400	0.400	$V_{CCO} - 0.400$	Note 5	Note 5
LVTTL	-0.300	0.800	2.000	3.400	0.400	2.400	Note 5	Note 5
SSTL12	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	14.25	-14.25
SSTL135	-0.300	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	8.9	-8.9
SSTL135_II	-0.300	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	13.0	-13.0
SSTL15	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	8.9	-8.9
SSTL15_II	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	13.0	-13.0
SSTL18_I	-0.300	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.470$	$V_{CCO}/2 + 0.470$	8.0	-8.0
SSTL18_II	-0.300	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.600$	$V_{CCO}/2 + 0.600$	13.4	-13.4
MIPI_DPHY_DCI_LP <sup>(6)</sup>	-0.300	0.550	0.880	$V_{CCO} + 0.300$	0.050	1.100	0.01	-0.01

### Notes:

- Tested according to relevant specifications.
- Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).
- POD10 and POD12 DC input and output levels are shown in [Table 11](#), [Table 15](#), [Table 16](#), and [Table 17](#).
- Supported drive strengths of 4, 8, or 12 mA in HD I/O banks.
- Supported drive strengths of 4, 8, 12, or 16 mA in HD I/O banks.
- Low-power option for MIPI\_DPHY\_DCI.

## LVDS DC Specifications (LVDS\_25)

The LVDS\_25 standard is available in the HD I/O banks. See the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)) for more information.

*Table 18: LVDS\_25 DC Specifications*

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}^{(1)}$	Supply voltage.		2.375	2.500	2.625	V
$V_{IDIFF}$	Differential input voltage: $(Q - \bar{Q})$ , $Q = \text{High}$ $(\bar{Q} - Q)$ , $\bar{Q} = \text{High}$		100	350	600 <sup>(2)</sup>	mV
$V_{ICM}$	Input common-mode voltage.		0.300	1.200	1.425	V

**Notes:**

1. LVDS\_25 in HD I/O banks supports inputs only. LVDS\_25 inputs without internal termination have no  $V_{CCO}$  requirements. Any  $V_{CCO}$  can be chosen as long as the input voltage levels do not violate the *Recommended Operating Condition* ([Table 2](#)) specification for the  $V_{IN}$  I/O pin voltage.
2. Maximum  $V_{IDIFF}$  value is specified for the maximum  $V_{ICM}$  specification. With a lower  $V_{ICM}$ , a higher  $V_{IDIFF}$  is tolerated only when the recommended operating conditions and overshoot/undershoot  $V_{IN}$  specifications are maintained.

## LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks. See the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)) for more information.

*Table 19: LVDS DC Specifications*

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}^{(1)}$	Supply voltage.		1.710	1.800	1.890	V
$V_{ODIFF}^{(2)}$	Differential output voltage: $(Q - \bar{Q})$ , $Q = \text{High}$ $(\bar{Q} - Q)$ , $\bar{Q} = \text{High}$	$R_T = 100\Omega$ across Q and $\bar{Q}$ signals	247	350	454	mV
$V_{OCM}^{(2)}$	Output common-mode voltage.	$R_T = 100\Omega$ across Q and $\bar{Q}$ signals	1.000	1.250	1.425	V
$V_{IDIFF}^{(3)}$	Differential input voltage: $(Q - \bar{Q})$ , $Q = \text{High}$ $(\bar{Q} - Q)$ , $\bar{Q} = \text{High}$		100	350	600 <sup>(3)</sup>	mV
$V_{ICM\_DC}^{(4)}$	Input common-mode voltage (DC coupling).		0.300	1.200	1.425	V
$V_{ICM\_AC}^{(5)}$	Input common-mode voltage (AC coupling).		0.600	–	1.100	V

**Notes:**

1. In HP I/O banks, when LVDS is used with input-only functionality, it can be placed in a bank where the  $V_{CCO}$  levels are different from the specified level only if internal differential termination is not used. In this scenario,  $V_{CCO}$  must be chosen to ensure the input pin voltage levels do not violate the *Recommended Operating Condition* ([Table 2](#)) specification for the  $V_{IN}$  I/O pin voltage.
2.  $V_{OCM}$  and  $V_{ODIFF}$  values are for  $\text{LVDS\_PRE\_EMPHASIS} = \text{FALSE}$ .
3. Maximum  $V_{IDIFF}$  value is specified for the maximum  $V_{ICM}$  specification. With a lower  $V_{ICM}$ , a higher  $V_{IDIFF}$  is tolerated only when the recommended operating conditions and overshoot/undershoot  $V_{IN}$  specifications are maintained.
4. Input common mode voltage for DC coupled configurations. EQUALIZATION = EQ\_NONE (Default).
5. External input common mode voltage specification for AC coupled configurations. EQUALIZATION = EQ\_LEVEL0, EQ\_LEVEL1, EQ\_LEVEL2, EQ\_LEVEL3, EQ\_LEVEL4.

# AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the Vivado® Design Suite as outlined in [Table 20](#).

**Table 20: Speed Specification Version By Device**

2017.1	Device
1.08	XCKU11P
1.10	XCKU3P, XCKU5P, XCKU9P, XCKU13P, and XCKU15P

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

## Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

## Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

## Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to production before faster speed grades.

# Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Kintex UltraScale+ FPGAs.

## Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

**Table 22** lists the production released Kintex UltraScale+ FPGAs, speed grade, and the minimum corresponding supported speed specification version and Vivado software revisions. The Vivado software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 22: Kintex UltraScale+ FPGA Device Production Software and Speed Specification Release**

Device	Speed Grade and V <sub>CCINT</sub> Operating Voltages						
	0.90V	0.85V			0.72V		
	-3	-2	-1	-2L	-1L	-2L	-1L
XCKU3P		Vivado tools 2017.1 v1.10					
XCKU5P		Vivado tools 2017.1 v1.10					
XCKU9P							
XCKU11P							
XCKU13P							
XCKU15P							

**Notes:**

1. Blank entries indicate a device and/or speed grade in Advance or Preliminary status.

Table 27: Maximum Physical Interface (PHY) Rate for Memory Interfaces (Cont'd)

Memory Standard	Package	DRAM Type	Speed Grade and V <sub>CCINT</sub> Operating Voltages					Units	
			0.90V	0.85V		0.72V			
			-3	-2	-1	-2	-1		
DDR3L	All FFV packages	Single rank component	1866	1866	1866	1866	1600	Mb/s	
		1 rank DIMM <sup>(1)(2)</sup>	1600	1600	1600	1600	1333	Mb/s	
		2 rank DIMM <sup>(1)(3)</sup>	1333	1333	1333	1333	1066	Mb/s	
		4 rank DIMM <sup>(1)(5)</sup>	800	800	800	800	606	Mb/s	
	SFVB784	Single rank component	1600	1600	1600	1600	1600	Mb/s	
		1 rank DIMM <sup>(1)(2)</sup>	1600	1600	1600	1600	1333	Mb/s	
		2 rank DIMM <sup>(1)(4)</sup>	1333	1333	1333	1333	1066	Mb/s	
		4 rank DIMM <sup>(1)(5)</sup>	800	800	800	800	606	Mb/s	
QDR II+	All	Single rank component <sup>(6)</sup>	633	633	600	600	550	MHz	
RLDRAM 3	All FFV packages	Single rank component	1200	1200	1066	1066	933	MHz	
	SFVB784	Single rank component	1066	1066	933	933	800	MHz	
QDR IV XP	All	Single rank component	1066	1066	1066	933	933	MHz	
LPDDR3	All	Single rank component	1600	1600	1600	1600	1600	Mb/s	

**Notes:**


1. Dual in-line memory module (DIMM) includes RDIMM, SODIMM, UDIMM, and LRDIMM.
2. Includes: 1 rank 1 slot, DDP 2 rank, LRDIMM 2 or 4 rank 1 slot.
3. For the DDR4 DDP components at -3 and -2 speed grades and V<sub>CCINT</sub> = 0.85V, the maximum data rate is 2133 Mb/s for six or more DDP devices. For five or less DDP devices, use the single rank DIMM data rates for the -3 and -2 speed grades at 0.85V.
4. Includes: 2 rank 1 slot, 1 rank 2 slot, LRDIMM 2 rank 2 slot.
5. Includes: 2 rank 2 slot, 4 rank 1 slot.
6. The QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations.

Table 29: IOB High Performance (HP) Switching Characteristics (Cont'd)

I/O Standards	T <sub>INBUF_DELAY_PAD_I</sub>					T <sub>OUTBUF_DELAY_O_PAD</sub>					T <sub>OUTBUF_DELAY_TD_PAD</sub>					Units
	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	0.90V		0.85V		0.72V	
	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	-3	-2	-1	-2	-1	
DIFF_SSTL12_F	0.394	0.394	0.402	0.394	0.402	0.412	0.412	0.430	0.412	0.430	0.538	0.538	0.566	0.538	0.566	ns
DIFF_SSTL12_M	0.394	0.394	0.402	0.394	0.402	0.553	0.553	0.584	0.553	0.584	0.641	0.641	0.676	0.641	0.676	ns
DIFF_SSTL12_S	0.394	0.394	0.402	0.394	0.402	0.758	0.758	0.808	0.758	0.808	0.823	0.823	0.879	0.823	0.879	ns
DIFF_SSTL135_DCI_F	0.371	0.371	0.402	0.371	0.402	0.411	0.411	0.428	0.411	0.428	0.537	0.537	0.565	0.537	0.565	ns
DIFF_SSTL135_DCI_M	0.371	0.371	0.402	0.371	0.402	0.551	0.551	0.582	0.551	0.582	0.645	0.645	0.685	0.645	0.685	ns
DIFF_SSTL135_DCI_S	0.371	0.371	0.402	0.371	0.402	0.746	0.746	0.799	0.746	0.799	0.829	0.829	0.893	0.829	0.893	ns
DIFF_SSTL135_F	0.375	0.375	0.402	0.375	0.402	0.408	0.408	0.428	0.408	0.428	0.528	0.528	0.561	0.528	0.561	ns
DIFF_SSTL135_M	0.375	0.375	0.402	0.375	0.402	0.555	0.555	0.585	0.555	0.585	0.641	0.641	0.679	0.641	0.679	ns
DIFF_SSTL135_S	0.375	0.375	0.402	0.375	0.402	0.772	0.772	0.823	0.772	0.823	0.827	0.827	0.878	0.827	0.878	ns
DIFF_SSTL15_DCI_F	0.397	0.397	0.417	0.397	0.417	0.412	0.412	0.429	0.412	0.429	0.531	0.531	0.563	0.531	0.563	ns
DIFF_SSTL15_DCI_M	0.397	0.397	0.417	0.397	0.417	0.553	0.553	0.583	0.553	0.583	0.645	0.645	0.685	0.645	0.685	ns
DIFF_SSTL15_DCI_S	0.397	0.397	0.417	0.397	0.417	0.768	0.768	0.822	0.768	0.822	0.847	0.847	0.912	0.847	0.912	ns
DIFF_SSTL15_F	0.404	0.404	0.417	0.404	0.417	0.424	0.424	0.445	0.424	0.445	0.551	0.551	0.577	0.551	0.577	ns
DIFF_SSTL15_M	0.404	0.404	0.417	0.404	0.417	0.554	0.554	0.585	0.554	0.585	0.639	0.639	0.677	0.639	0.677	ns
DIFF_SSTL15_S	0.404	0.404	0.417	0.404	0.417	0.767	0.767	0.817	0.767	0.817	0.813	0.813	0.867	0.813	0.867	ns
DIFF_SSTL18_I_DCI_F	0.320	0.320	0.336	0.320	0.336	0.445	0.445	0.461	0.445	0.461	0.566	0.566	0.595	0.566	0.595	ns
DIFF_SSTL18_I_DCI_M	0.320	0.320	0.336	0.320	0.336	0.554	0.554	0.585	0.554	0.585	0.644	0.644	0.683	0.644	0.683	ns
DIFF_SSTL18_I_DCI_S	0.320	0.320	0.336	0.320	0.336	0.762	0.762	0.818	0.762	0.818	0.837	0.837	0.899	0.837	0.899	ns
DIFF_SSTL18_I_F	0.316	0.316	0.336	0.316	0.336	0.454	0.454	0.476	0.454	0.476	0.578	0.578	0.608	0.578	0.608	ns
DIFF_SSTL18_I_M	0.316	0.316	0.336	0.316	0.336	0.571	0.571	0.603	0.571	0.603	0.652	0.652	0.692	0.652	0.692	ns
DIFF_SSTL18_I_S	0.316	0.316	0.336	0.316	0.336	0.782	0.782	0.835	0.782	0.835	0.816	0.816	0.870	0.816	0.870	ns
HSLVDCI_15_F	0.393	0.393	0.415	0.393	0.415	0.425	0.425	0.443	0.425	0.443	0.548	0.548	0.579	0.548	0.579	ns
HSLVDCI_15_M	0.393	0.393	0.415	0.393	0.415	0.552	0.552	0.581	0.552	0.581	0.644	0.644	0.684	0.644	0.684	ns
HSLVDCI_15_S	0.393	0.393	0.415	0.393	0.415	0.748	0.748	0.802	0.748	0.802	0.827	0.827	0.890	0.827	0.890	ns
HSLVDCI_18_F	0.424	0.424	0.447	0.424	0.447	0.445	0.445	0.461	0.445	0.461	0.566	0.566	0.595	0.566	0.595	ns
HSLVDCI_18_M	0.424	0.424	0.447	0.424	0.447	0.567	0.567	0.598	0.567	0.598	0.658	0.658	0.699	0.658	0.699	ns
HSLVDCI_18_S	0.424	0.424	0.447	0.424	0.447	0.761	0.761	0.817	0.761	0.817	0.836	0.836	0.900	0.836	0.900	ns
HSTL_I_12_F	0.378	0.378	0.399	0.378	0.399	0.423	0.423	0.443	0.423	0.443	0.553	0.553	0.582	0.553	0.582	ns
HSTL_I_12_M	0.378	0.378	0.399	0.378	0.399	0.551	0.551	0.582	0.551	0.582	0.642	0.642	0.679	0.642	0.679	ns
HSTL_I_12_S	0.378	0.378	0.399	0.378	0.399	0.750	0.750	0.799	0.750	0.799	0.813	0.813	0.868	0.813	0.868	ns
HSTL_I_18_F	0.322	0.322	0.339	0.322	0.339	0.456	0.456	0.474	0.456	0.474	0.576	0.576	0.606	0.576	0.606	ns
HSTL_I_18_M	0.322	0.322	0.339	0.322	0.339	0.569	0.569	0.602	0.569	0.602	0.653	0.653	0.692	0.653	0.692	ns
HSTL_I_18_S	0.322	0.322	0.339	0.322	0.339	0.781	0.781	0.833	0.781	0.833	0.816	0.816	0.871	0.816	0.871	ns
HSTL_I_DCI_12_F	0.378	0.378	0.399	0.378	0.399	0.406	0.406	0.429	0.406	0.429	0.534	0.534	0.564	0.534	0.564	ns
HSTL_I_DCI_12_M	0.378	0.378	0.399	0.378	0.399	0.556	0.556	0.586	0.556	0.586	0.654	0.654	0.694	0.654	0.694	ns
HSTL_I_DCI_12_S	0.378	0.378	0.399	0.378	0.399	0.754	0.754	0.803	0.754	0.803	0.842	0.842	0.907	0.842	0.907	ns
HSTL_I_DCI_18_F	0.321	0.321	0.339	0.321	0.339	0.445	0.445	0.461	0.445	0.461	0.566	0.566	0.595	0.566	0.595	ns
HSTL_I_DCI_18_M	0.321	0.321	0.339	0.321	0.339	0.554	0.554	0.585	0.554	0.585	0.643	0.643	0.684	0.643	0.684	ns
HSTL_I_DCI_18_S	0.321	0.321	0.339	0.321	0.339	0.761	0.761	0.817	0.761	0.817	0.836	0.836	0.900	0.836	0.900	ns
HSTL_I_DCI_F	0.393	0.393	0.415	0.393	0.415	0.431	0.431	0.445	0.431	0.445	0.555	0.555	0.575	0.555	0.575	ns
HSTL_I_DCI_M	0.393	0.393	0.415	0.393	0.415	0.552	0.552	0.581	0.552	0.581	0.644	0.644	0.684	0.644	0.684	ns


## Output Delay Measurement Methodology

Output delays are measured with short output traces. Standard termination was used for all testing. The propagation delay of the trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in [Figure 1](#) and [Figure 2](#).



X16654-101316

**Figure 1: Single-Ended Test Setup**



X16640-101316

**Figure 2: Differential Test Setup**

Parameters  $V_{REF}$ ,  $R_{REF}$ ,  $C_{REF}$ , and  $V_{MEAS}$  fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using this method:

1. Simulate the output driver of choice into the generalized test setup using values from [Table 32](#).
2. Record the time to  $V_{MEAS}$ .
3. Simulate the output driver of choice into the actual PCB trace and load using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to  $V_{MEAS}$ .
5. Compare the results of [step 2](#) and [step 4](#). The increase or decrease in delay yields the actual propagation delay of the PCB trace.

## UltraRAM Switching Characteristics

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Kintex UltraScale+ FPGAs that include this memory.

*Table 34: UltraRAM Switching Characteristics*

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
<b>Maximum Frequency</b>								
$F_{MAX}$	UltraRAM maximum frequency with OREG_B = True.	650	600	575	500	481	MHz	
$F_{MAX\_ECC}$	UltraRAM maximum frequency with OREG_B = False and EN_ECC_RD_B = True.	450	400	386	325	315	MHz	
$F_{MAX\_NORPIPELINE}$	UltraRAM maximum frequency with OREG_B = False and EN_ECC_RD_B = False.	550	500	478	425	408	MHz	
$T_{PW}^{(1)}$	Minimum pulse width.	650	700	730	800	832	ps	
$T_{RSTPW}$	Asynchronous reset minimum pulse width. One cycle required.	1 clock cycle						

**Notes:**

1. The MMCM and PLL DUTY\_CYCLE attribute should be set to 50% to meet the pulse-width requirements at the higher frequencies.

## Input/Output Delay Switching Characteristics

*Table 35: Input/Output Delay Switching Characteristics*

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
$F_{REFCLK}$	REFCLK frequency for IDELAYCTRL (component mode).	300 to 800					MHz	
	REFCLK frequency for BITSLICE_CONTROL (native mode).	300 to 2666.67	300 to 2666.67	300 to 2400	300 to 2400	300 to 2133	MHz	
$T_{MINPER\_CLK}$	Minimum period for IODELAY clock.	3.195	3.195	3.195	3.195	3.195	ns	
$T_{MINPER\_RST}$	Minimum reset pulse width.	52.00					ns	
$T_{IDELAY\_RESOLUTION}/T_{ODELAY\_RESOLUTION}$	IDELAY/ODELAY chain resolution.	2.1 to 12					ps	

**Notes:**

1. PLL settings could restrict the minimum allowable data rate. For example, when using a PLL with CLKOUTPHY = VCO\_HALF, the minimum frequency is PLL\_FVCOMIN/2.

# GTH Transceiver Specifications

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Kintex UltraScale+ FPGAs that include the GTH transceivers.

## GTH Transceiver DC Input and Output Levels

**Table 47** summarizes the DC specifications of the GTH transceivers in the Kintex UltraScale+ FPGAs. Consult the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) for further information.

Table 47: GTH Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
DV <sub>PPIN</sub>	Differential peak-to-peak input voltage (external AC coupled).	> 10.3125 Gb/s	150	—	1250	mV
		6.6 Gb/s to 10.3125 Gb/s	150	—	1250	mV
		≤ 6.6 Gb/s	150	—	2000	mV
V <sub>IN</sub>	Single-ended input voltage. Voltage measured at the pin referenced to GND.	DC coupled V <sub>MGTAVTT</sub> = 1.2V	-400	—	V <sub>MGTAVTT</sub>	mV
V <sub>CMIN</sub>	Common mode input voltage.	DC coupled V <sub>MGTAVTT</sub> = 1.2V	—	2/3 V <sub>MGTAVTT</sub>	—	mV
D <sub>VPPOUT</sub>	Differential peak-to-peak output voltage. <sup>(1)</sup>	Transmitter output swing is set to 11111	800	—	—	mV
V <sub>CMOUTDC</sub>	Common mode output voltage: DC coupled (equation based).	When remote RX is terminated to GND	V <sub>MGTAVTT</sub> /2 - D <sub>VPPOUT</sub> /4			mV
		When remote RX termination is floating	V <sub>MGTAVTT</sub> - D <sub>VPPOUT</sub> /2			mV
		When remote RX is terminated to V <sub>RX_TERM</sub> <sup>(2)</sup>	V <sub>MGTAVTT</sub> - $\frac{D_{VPPOUT}}{4} - \left( \frac{V_{MGTAVTT} - V_{RX\_TERM}}{2} \right)$			mV
V <sub>CMOUTAC</sub>	Common mode output voltage: AC coupled (equation based).	V <sub>MGTAVTT</sub> - D <sub>VPPOUT</sub> /2			—	mV
R <sub>IN</sub>	Differential input resistance.	—	100	—	—	Ω
R <sub>OUT</sub>	Differential output resistance.	—	100	—	—	Ω
T <sub>OSKEW</sub>	Transmitter output pair (TXP and TXN) intra-pair skew (All packages).	—	—	10	—	ps
C <sub>EXT</sub>	Recommended external AC coupling capacitor. <sup>(3)</sup>	—	100	—	—	nF

**Notes:**

1. The output swing and pre-emphasis levels are programmable using the attributes discussed in the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)), and can result in values lower than reported in this table.
2. V<sub>RX\_TERM</sub> is the remote RX termination voltage.
3. Other values can be used as appropriate to conform to specific protocols and standards.

Table 55: GTH Transceiver User Clock Switching Characteristics<sup>(1)</sup> (Cont'd)

Symbol	Description	Data Width Conditions (Bit)		Speed Grade, Temperature Ranges, and $V_{CCINT}$ Operating Voltages					Units
				0.90V	0.85V		0.72V		
		Internal Logic	Interconnect Logic	-3 <sup>(2)</sup>	-2 <sup>(2)(3)</sup>	-1 <sup>(4)(5)</sup>	-2 <sup>(3)</sup>	-1 <sup>(3)(5)</sup>	
$F_{TXOUTPROGDIV}$	TXOUTCLK maximum frequency sourced from TXPROGDIVCLK.			511.719	511.719	511.719	511.719	511.719	MHz
$F_{RXOUTPROGDIV}$	RXOUTCLK maximum frequency sourced from RXPROGDIVCLK.			511.719	511.719	511.719	511.719	511.719	MHz
$F_{TXIN}$	TXUSRCLK <sup>(6)</sup> maximum frequency	16	16, 32	511.719	511.719	390.625	390.625	322.266	MHz
		32	32, 64	511.719	511.719	390.625	390.625	322.266	MHz
		20	20, 40	409.375	409.375	312.500	312.500	257.813	MHz
		40	40, 80	409.375	409.375	312.500	312.500	257.813	MHz
$F_{RXIN}$	RXUSRCLK <sup>(6)</sup> maximum frequency	16	16, 32	511.719	511.719	390.625	390.625	322.266	MHz
		32	32, 64	511.719	511.719	390.625	390.625	322.266	MHz
		20	20, 40	409.375	409.375	312.500	312.500	257.813	MHz
		40	40, 80	409.375	409.375	312.500	312.500	257.813	MHz
$F_{TXIN2}$	TXUSRCLK2 <sup>(6)</sup> maximum frequency	16	16	511.719	511.719	390.625	390.625	322.266	MHz
		16	32	255.859	255.859	195.313	195.313	161.133	MHz
		32	32	511.719	511.719	390.625	390.625	322.266	MHz
		32	64	255.859	255.859	195.313	195.313	161.133	MHz
		20	20	409.375	409.375	312.500	312.500	257.813	MHz
		20	40	204.688	204.688	156.250	156.250	128.906	MHz
		40	40	409.375	409.375	312.500	312.500	257.813	MHz
		40	80	204.688	204.688	156.250	156.250	128.906	MHz
$F_{RXIN2}$	RXUSRCLK2 <sup>(6)</sup> maximum frequency	16	16	511.719	511.719	390.625	390.625	322.266	MHz
		16	32	255.859	255.859	195.313	195.313	161.133	MHz
		32	32	511.719	511.719	390.625	390.625	322.266	MHz
		32	64	255.859	255.859	195.313	195.313	161.133	MHz
		20	20	409.375	409.375	312.500	312.500	257.813	MHz
		20	40	204.688	204.688	156.250	156.250	128.906	MHz
		40	40	409.375	409.375	312.500	312.500	257.813	MHz
		40	80	204.688	204.688	156.250	156.250	128.906	MHz

**Notes:**

- Clocking must be implemented as described in the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)).
- For speed grades -3E, -2E, and -2I, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s.
- For speed grade -2LE, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s when  $V_{CCINT} = 0.85V$  or 6.25 Gb/s when  $V_{CCINT} = 0.72V$ .
- For speed grades -1E and -1I, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s.
- For speed grade -1LI, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s when  $V_{CCINT} = 0.85V$  or 5.15625 Gb/s when  $V_{CCINT} = 0.72V$ .
- When the gearbox is used, these maximums refer to the XCLK. For more information, see the *Valid Data Width Combinations for TX Asynchronous Gearbox* table in the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)).

Table 63: GTY Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

Symbol	Description	All Speed Grades			Units
$F_{GTYDRPCLK}$	GTYDRPCLK maximum frequency.	250			MHz

Table 64: GTY Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
$F_{GCLK}$	Reference clock frequency range.		60	–	820	MHz
$T_{RCLK}$	Reference clock rise time.	20% – 80%	–	200	–	ps
$T_{FCLK}$	Reference clock fall time.	80% – 20%	–	200	–	ps
$T_{DCREF}$	Reference clock duty cycle.	Transceiver PLL only	40	50	60	%

Table 65: GTY Transceiver Reference Clock Oscillator Selection Phase Noise Mask<sup>(1)</sup>

Symbol	Description	Offset Frequency	Min	Typ	Max	Units
$QPLL_{REFCLKMASK}$	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 156.25 MHz.	10 kHz	–	–	-112	dBc/Hz
		100 kHz	–	–	-128	
		1 MHz	–	–	-145	
	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.	10 kHz	–	–	-103	dBc/Hz
		100 kHz	–	–	-123	
		1 MHz	–	–	-143	
	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 625 MHz.	10 kHz	–	–	-98	dBc/Hz
		100 kHz	–	–	-117	
		1 MHz	–	–	-140	
$CPLL_{REFCLKMASK}$	CPLL reference clock select phase noise mask at REFCLK frequency = 156.25 MHz.	10 kHz	–	–	-112	dBc/Hz
		100 kHz	–	–	-128	
		1 MHz	–	–	-145	
		50 MHz	–	–	-145	
	CPLL reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.	10 kHz	–	–	-103	dBc/Hz
		100 kHz	–	–	-123	
		1 MHz	–	–	-143	
		50 MHz	–	–	-145	
	CPLL reference clock select phase noise mask at REFCLK frequency = 625 MHz.	10 kHz	–	–	-98	dBc/Hz
		100 kHz	–	–	-117	
		1 MHz	–	–	-140	
		50 MHz	–	–	-144	

**Notes:**

- For reference clock frequencies not in this table, use the phase-noise mask for the nearest reference clock frequency.

Table 67: GTY Transceiver User Clock Switching Characteristics<sup>(1)</sup> (Cont'd)

Symbol	Description	Data Width Conditions (Bit)		Speed Grade and $V_{CCINT}$ Operating Voltages					Units
				0.90V	0.85V		0.72V		
		Internal Logic	Interconnect Logic	-3 <sup>(2)</sup>	-2 <sup>(2)(3)</sup>	-1 <sup>(4)(5)</sup>	-2 <sup>(3)</sup>	-1 <sup>(5)</sup>	
$F_{TXIN2}$	$TXUSRCLK2^{(6)}$ maximum frequency	16	16	511.719	511.719	390.625	390.625	322.266	MHz
		16	32	255.859	255.859	195.313	195.313	161.133	MHz
		32	32	511.719	511.719	390.625	390.625	322.266	MHz
		32	64	255.859	255.859	195.313	195.313	161.133	MHz
		64	64	511.719	440.781	402.832	402.832	195.313	MHz
		64	128	255.859	220.391	201.416	201.416	97.656	MHz
		20	20	409.375	409.375	312.500	312.500	257.813	MHz
		20	40	204.688	204.688	156.250	156.250	128.906	MHz
		40	40	409.375	409.375	312.500	350.000	257.813	MHz
		40	80	204.688	204.688	156.250	175.000	128.906	MHz
		80	80	409.375	352.625	322.266	352.625	156.250	MHz
		80	160	204.688	176.313	161.133	176.313	78.125	MHz
$F_{RXIN2}$	$RXUSRCLK2^{(6)}$ maximum frequency	16	16	511.719	511.719	390.625	390.625	322.266	MHz
		16	32	255.859	255.859	195.313	195.313	161.133	MHz
		32	32	511.719	511.719	390.625	390.625	322.266	MHz
		32	64	255.859	255.859	195.313	195.313	161.133	MHz
		64	64	511.719	440.781	402.832	402.832	195.313	MHz
		64	128	255.859	220.391	201.416	201.416	97.656	MHz
		20	20	409.375	409.375	312.500	312.500	257.813	MHz
		20	40	204.688	204.688	156.250	156.250	128.906	MHz
		40	40	409.375	409.375	312.500	350.000	257.813	MHz
		40	80	204.688	204.688	156.250	175.000	128.906	MHz
		80	80	409.375	352.625	322.266	352.625	156.250	MHz
		80	160	204.688	176.313	161.133	176.313	78.125	MHz

**Notes:**

1. Clocking must be implemented as described in the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
2. For speed grades -3E, -2E, and -2I, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s.
3. For speed grade -2LE, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s when  $V_{CCINT} = 0.85V$  or 6.25 Gb/s when  $V_{CCINT} = 0.72V$ .
4. For speed grades -1E and -1I, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s.
5. For speed grade -1LI, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s when  $V_{CCINT} = 0.85V$  or 5.15625 Gb/s when  $V_{CCINT} = 0.72V$ .
6. When the gearbox is used, these maximums refer to the XCLK. For more information, see the *Valid Data Width Combinations for TX Asynchronous Gearbox* table in the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).

Table 68: GTY Transceiver Transmitter Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
T <sub>J3.20</sub>	Total jitter <sup>(3)(4)</sup>	3.20 Gb/s <sup>(5)</sup>	–	–	0.20	UI
D <sub>J3.20</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.10	UI
T <sub>J2.5</sub>	Total jitter <sup>(3)(4)</sup>	2.5 Gb/s <sup>(6)</sup>	–	–	0.20	UI
D <sub>J2.5</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.10	UI
T <sub>J1.25</sub>	Total jitter <sup>(3)(4)</sup>	1.25 Gb/s <sup>(7)</sup>	–	–	0.15	UI
D <sub>J1.25</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.06	UI
T <sub>J500</sub>	Total jitter <sup>(3)(4)</sup>	500 Mb/s <sup>(8)</sup>	–	–	0.10	UI
D <sub>J500</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.03	UI

**Notes:**

1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTY Quad) at maximum line rate.
2. Using QPLL\_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. Using CPLL\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
4. All jitter values are based on a bit-error ratio of 10<sup>-12</sup>.
5. CPLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
6. CPLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
7. CPLL frequency at 2.5 GHz and TXOUT\_DIV = 4.
8. CPLL frequency at 2.0 GHz and TXOUT\_DIV = 8.

## GTY Transceiver Electrical Compliance

The *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)) contains recommended use modes that ensure compliance for the protocols listed in [Table 70](#). The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.

*Table 70: GTY Transceiver Protocol List*

Protocol	Specification	Serial Rate (Gb/s)	Electrical Compliance
CAUI-4	IEEE 802.3-2012	25.78125	Compliant
28 Gb/s backplane	CEI-25G-LR	25–28.05	Compliant
Interlaken	OIF-CEI-6G, OIF-CEI-11GSR, OIF-CEI-28G-MR	4.25–25.78125	Compliant
100GBASE-KR4	IEEE 802.3bj-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
100GBASE-CR4	IEEE 802.3bj-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
50GBASE-KR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
50GBASE-CR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
25GBASE-KR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
25GBASE-CR4	IEEE 802.3by-2014, CEI-25G-LR	25.78125	Compliant <sup>(1)</sup>
OTU4 (OTL4.4) CFP2	OIF-CEI-28G-VSR	27.952493–32.75	Compliant
OTU4 (OTL4.4) CFP	OIF-CEI-11G-MR	11.18–13.1	Compliant
CAUI-10	IEEE 802.3-2012	10.3125	Compliant
nPPI	IEEE 802.3-2012	10.3125	Compliant
10GBASE-KR <sup>(2)</sup>	IEEE 802.3-2012	10.3125	Compliant
SFP+	SFF-8431 (SR and LR)	9.95328–11.10	Compliant
XFP	INF-8077i, revision 4.5	10.3125	Compliant
RXAUI	CEI-6G-SR	6.25	Compliant
XAUI	IEEE 802.3-2012	3.125	Compliant
1000BASE-X	IEEE 802.3-2012	1.25	Compliant
5.0G Ethernet	IEEE 802.3bx (PAR)	5	Compliant
2.5G Ethernet	IEEE 802.3bx (PAR)	2.5	Compliant
HiGig, HiGig+, HiGig2	IEEE 802.3-2012	3.74, 6.6	Compliant
QSGMII	QSGMII v1.2 (Cisco System, ENG-46158)	5	Compliant
OTU2	ITU G.8251	10.709225	Compliant
OTU4 (OTL4.10)	OIF-CEI-11G-SR	11.180997	Compliant
OC-3/12/48/192	GR-253-CORE	0.1555–9.956	Compliant
PCIe Gen1, 2, 3	PCI Express base 3.0	2.5, 5.0, and 8.0	Compliant
SDI <sup>(3)</sup>	SMPTE 424M-2006	0.27–2.97	Compliant
UHD-SDI <sup>(3)</sup>	SMPTE ST-2081 6G, SMPTE ST-2082 12G	6 and 12	Compliant
Hybrid memory cube (HMC)	HMC-15G-SR	10, 12.5, and 15.0	Compliant
MoSys bandwidth engine	CEI-11-SR and CEI-11-SR (overclocked)	10.3125, 15.5	Compliant
CPRI	CPRI_v_6_1_2014-07-01	0.6144–12.165	Compliant
Passive optical network (PON)	10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON	0.155–10.3125	Compliant
JESD204a/b	OIF-CEI-6G, OIF-CEI-11G	3.125–12.5	Compliant

Table 76: System Monitor Specifications (Cont'd)

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
Supply sensor error <sup>(4)</sup>		Supply voltages 0.72V to 1.2V, $T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ (with external REF)	–	–	$\pm 0.5$	%
		Supply voltages 0.72V to 1.2V, $T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ (with external REF)	–	–	$\pm 1.0$	%
		All other supply voltages, $T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ (with external REF)	–	–	$\pm 1.0$	%
		All other supply voltages, $T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ (with external REF)	–	–	$\pm 2.0$	%
		Supply voltages 0.72V to 1.2V, $T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ (with internal REF)	–	–	$\pm 1.0$	%
		Supply voltages 0.72V to 1.2V, $T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ (with internal REF)	–	–	$\pm 2.0$	%
		All other supply voltages, $T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ (with internal REF)	–	–	$\pm 1.5$	%
		All other supply voltages, $T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ (with internal REF)	–	–	$\pm 2.5$	%
<b>Conversion Rate<sup>(5)</sup></b>						
Conversion time—continuous	$t_{\text{CONV}}$	Number of ADCCLK cycles	26	–	32	Cycles
Conversion time—event	$t_{\text{CONV}}$	Number of ADCCLK cycles	–	–	21	Cycles
DRP clock frequency	DCLK	DRP clock frequency	8	–	250	MHz
ADC clock frequency	ADCCLK	Derived from DCLK	1	–	5.2	MHz
DCLK duty cycle			40	–	60	%
<b>SYSMON Reference<sup>(6)</sup></b>						
External reference	$V_{\text{REFP}}$	Externally supplied reference voltage	1.20	1.25	1.30	V
On-chip reference		Ground $V_{\text{REFP}}$ pin to AGND, $T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$	1.2375	1.25	1.2625	V
		Ground $V_{\text{REFP}}$ pin to AGND, $T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$	1.225	1.25	1.275	V

**Notes:**

1. ADC offset errors are removed by enabling the ADC automatic offset calibration feature. The values are specified for when this feature is enabled.
2. See the *Analog Input* section in the *UltraScale Architecture System Monitor User Guide* ([UG580](#)).
3. When reading temperature values directly from the PMBus interface, the SYSMON has a  $+4^{\circ}\text{C}$  offset due to the transfer function used by the PMBus application. For example, the external REF temperature sensor error's range of  $\pm 3^{\circ}\text{C}$  becomes  $+1^{\circ}\text{C}$  to  $+7^{\circ}\text{C}$  when the temperature is read through the PMBus interface.
4. Supply sensor offset and gain errors are removed by enabling the automatic offset and gain calibration feature. The values are specified for when this feature is enabled.
5. See the *Adjusting the Acquisition Settling Time* section in the *UltraScale Architecture System Monitor User Guide* ([UG580](#)).
6. Any variation in the reference voltage from the nominal  $V_{\text{REFP}} = 1.25\text{V}$  and  $V_{\text{REFN}} = 0\text{V}$  will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by  $\pm 4\%$  is permitted.

Table 79: Configuration Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V	0.72V				
		-3	-2	-1	-2	-1		
<b>SelectMAP Mode Programming Switching</b>								
$T_{SMDCC}/T_{SMCKD}$	D[31:00] setup/hold.	XCKU3P, XCKU5P	4.5/0	4.5/0	4.5/0	8.0/0	8.0/0	ns, Min
		All other devices	3.5/0	3.5/0	3.5/0	4.5/0	4.5/0	
$T_{SMCSCK}/T_{SMCKCS}$	CSI_B setup/hold.	XCKU3P, XCKU5P	4.5/0	4.5/0	4.5/0	7.0/0	7.0/0	ns, Min
		All other devices	4.0/0	4.0/0	4.0/0	5.0/0	5.0/0	
$T_{SMWCC}/T_{SMCKW}$	RDWR_B setup/hold.	XCKU3P, XCKU5P	10.0/0	10.0/0	10.0/0	17.0/0	17.0/0	ns, Min
		All other devices	10.0/0	10.0/0	10.0/0	11.0/0	11.0/0	
$T_{SMCKSO}$	CSO_B clock to out (330Ω pull-up resistor required).	XCKU3P, XCKU5P	7.0	7.0	7.0	10.0	10.0	ns, Max
		All other devices	7.0	7.0	7.0	7.0	7.0	
$T_{SMCO}$	D[31:00] clock to out in readback.	XCKU3P, XCKU5P	8.0	8.0	8.0	10.0	10.0	ns, Max
		All other devices	8.0	8.0	8.0	8.0	8.0	
$F_{RBCC}$	Readback frequency.	XCKU3P, XCKU5P	125	125	125	60	60	MHz, Max
		All other devices	125	125	125	125	125	
<b>Boundary-Scan Port Timing Specifications</b>								
$T_{TAPTCK}/T_{TCKTAP}$	TMS and TDI setup/hold.	3.0/ 2.0	3.0/ 2.0	3.0/ 2.0	3.0/ 2.0	3.0/ 2.0	ns, Min	
$T_{TCKTDO}$	TCK falling edge to TDO output.	7.0	7.0	7.0	7.0	7.0	ns, Max	
$F_{TCK}$	TCK frequency.	XCKU15P	66	66	66	50	50	MHz, Max
		All other devices	66	66	66	66	66	
<b>BPI Master Flash Mode Programming Switching</b>								
$T_{BPICCO}$	A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out.	10	10	10	10	10	ns, Max	
$T_{BPIDCC}/T_{BPICCD}$	D[15:00] setup/hold.	XCKU3P, XCKU5P	4.5/0	4.5/0	4.5/0	8.0/0	8.0/0	ns, Min
		All other devices	3.5/0	3.5/0	3.5/0	4.5/0	4.5/0	
<b>SPI Master Flash Mode Programming Switching</b>								
$T_{SPIDCC}/T_{SPICCD}$	D[03:00] setup/hold.	3.0/0	3.0/0	3.0/0	4.0/0	4.0/0	ns, Min	
$T_{SPIDCC}/T_{SPICCD}$	D[07:04] setup/hold.	XCKU3P, XCKU5P	4.5/0	4.5/0	4.5/0	8.0/0	8.0/0	ns, Min
		All other devices	3.5/0	3.5/0	3.5/0	4.5/0	4.5/0	
$T_{SPICCM}$	MOSI clock to out.	8.0	8.0	8.0	8.0	8.0	ns, Max	
$T_{SPICCF}$	FCS_B clock to out.	8.0	8.0	8.0	8.0	8.0	ns, Max	
<b>DNA Port Switching</b>								
$F_{DNACK}$	DNA port frequency.	200	200	200	175	175	MHz, Max	
<b>STARTUPE3 Ports</b>								
$T_{USRCLKO}$	STARTUPE3 USRCLKO input port to CCLK pin output delay.	0.25/ 6.00	0.25/ 6.50	0.25/ 7.50	0.25/ 9.00	0.25/ 9.00	ns, Min/Max	
$T_{DO}$	DO[3:0] ports to D03-D00 pins output delay.	0.25/ 6.70	0.25/ 7.70	0.25/ 8.40	0.25/ 10.00	0.25/ 10.00	ns, Min/Max	
$T_{DTS}$	DTS[3:0] ports to D03-D00 pins 3-state delays.	0.25/ 6.70	0.25/ 7.70	0.25/ 8.40	0.25/ 10.00	0.25/ 10.00	ns, Min/Max	

Table 79: Configuration Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
$T_{FCSBO}$	FCSBO port to FCS_B pin output delay.	0.25/ 6.90	0.25/ 7.50	0.25/ 8.40	0.25/ 9.80	0.25/ 9.80	ns, Min/Max	
$T_{FCSBTS}$	FCSBTS port to FCS_B pin 3-state delay.	0.25/ 6.90	0.25/ 7.50	0.25/ 8.40	0.25/ 9.80	0.25/ 9.80	ns, Min/Max	
$T_{USRDONEO}$	USRDONEO port to DONE pin output delay.	0.25/ 8.60	0.25/ 9.40	0.25/ 10.50	0.25/ 12.10	0.25/ 12.10	ns, Min/Max	
$T_{USRDONETS}$	USRDONETS port to DONE pin 3-state delay.	0.25/ 8.60	0.25/ 9.40	0.25/ 10.50	0.25/ 12.10	0.25/ 12.10	ns, Min/Max	
$T_{DI}$	D03-D00 pins to DI[3:0] ports input delay.	0.5/ 2.6	0.5/ 3.1	0.5/ 3.5	0.5/ 4.0	0.5/ 4.0	ns, Min/Max	
$F_{CFGMCLK}$	STARTUPE3 CFGMCLK output frequency.	50	50	50	50	50	MHz, Typ	
$F_{CFGMCLKTOL}$	STARTUPE3 CFGMCLK output frequency tolerance.	$\pm 15$	$\pm 15$	$\pm 15$	$\pm 15$	$\pm 15$	%, Max	
$T_{DCI\_MATCH}$	Specifies a stall in the startup cycle until the digitally controlled impedance (DCI) match signals are asserted.	4	4	4	4	4	ms, Max	

**Notes:**

- When the CCLK is sourced from the EMCCLK pin with a divide-by-one setting, the external EMCCLK must meet this duty-cycle requirement.