



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	20340
Number of Logic Elements/Cells	355950
Total RAM Bits	31641600
Number of I/O	304
Number of Gates	-
Voltage - Supply	0.873V ~ 0.927V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	784-BFBGA, FCBGA
Supplier Device Package	784-FCBGA (23x23)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xcku5p-3sfvb784e">https://www.e-xfl.com/product-detail/xilinx/xcku5p-3sfvb784e</a>

Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)

Symbol	Description	Min	Max	Units
<b>Temperature</b>				
T <sub>STG</sub>	Storage temperature (ambient).	-65	150	°C
T <sub>SOL</sub>	Maximum soldering temperature. <sup>(12)</sup>	-	260	°C
T <sub>j</sub>	Maximum junction temperature. <sup>(12)</sup>	-	125	°C

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- V<sub>CCINT\_IO</sub> must be connected to V<sub>CCBRAM</sub>.
- V<sub>CCAUX\_IO</sub> must be connected to V<sub>CCAUX</sub>.
- The lower absolute voltage specification always applies.
- If V<sub>CCO</sub> is 3.3V, the maximum voltage is 3.4V.
- For I/O operation, see the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).
- When operating outside of the recommended operating conditions, refer to [Table 4](#) and [Table 5](#) for maximum overshoot and undershoot specifications.
- AC coupled operation is not supported for RX termination = floating.
- For GTY transceivers, DC coupled operation is not supported for RX termination = GND.
- DC coupled operation is not supported for RX termination = programmable.
- For more information on supported GTH or GTY transceiver terminations see the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) or *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
- For soldering guidelines and thermal considerations, see the *UltraScale and UltraScale+ FPGAs Packaging and Pinout Specifications* ([UG575](#)).

## Recommended Operating Conditions

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup>

Symbol	Description	Min	Typ	Max	Units
<b>FPGA Logic</b>					
V <sub>CCINT</sub>	Internal supply voltage.	0.825	0.850	0.876	V
	For -1LI and -2LE devices (V <sub>CCINT</sub> = 0.72V): internal supply voltage.	0.698	0.720	0.742	V
	For -3E devices: internal supply voltage.	0.873	0.900	0.927	V
V <sub>CCINT_IO</sub> <sup>(3)</sup>	Internal supply voltage for the I/O banks.	0.825	0.850	0.876	V
	For -1LI and -2LE devices (V <sub>CCINT</sub> = 0.72V): internal supply voltage for the I/O banks.	0.825	0.850	0.876	V
	For -3E devices: internal supply voltage for the I/O banks.	0.873	0.900	0.927	V
V <sub>CCBRAM</sub>	Block RAM supply voltage.	0.825	0.850	0.876	V
	For -3E devices: block RAM supply voltage.	0.873	0.900	0.927	V
V <sub>CCAUX</sub>	Auxiliary supply voltage.	1.746	1.800	1.854	V
V <sub>CCO</sub> <sup>(4)(5)</sup>	Supply voltage for HD I/O banks.	1.140	-	3.400	V
	Supply voltage for HP I/O banks.	0.950	-	1.900	V
V <sub>CCAUX_IO</sub> <sup>(6)</sup>	Auxiliary I/O supply voltage.	1.746	1.800	1.854	V
V <sub>IN</sub> <sup>(7)</sup>	I/O input voltage.	-0.200	-	V <sub>CCO</sub> + 0.200	V
I <sub>IN</sub> <sup>(8)</sup>	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	-	-	10	mA
V <sub>BATT</sub> <sup>(9)</sup>	Battery voltage	1.000	-	1.890	V

## DC Characteristics Over Recommended Operating Conditions

Table 3: DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
$V_{DRINT}$	Data retention $V_{CCINT}$ voltage (below which configuration data might be lost).	0.68	–	–	V
$V_{DRAUX}$	Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost).	1.5	–	–	V
$I_{REF}$	$V_{REF}$ leakage current per pin.	–	–	15	$\mu A$
$I_L$	Input or output leakage current per pin (sample-tested). <sup>(2)</sup>	–	–	15	$\mu A$
$C_{IN}^{(3)}$	Die input capacitance at the pad (HP I/O).	–	–	3.1	pF
	Die input capacitance at the pad (HD I/O).	–	–	4.75	pF
$I_{RPU}$	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO} = 3.3V$ .	75	–	190	$\mu A$
	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO} = 2.5V$ .	50	–	169	$\mu A$
	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO} = 1.8V$ .	60	–	120	$\mu A$
	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO} = 1.5V$ .	30	–	120	$\mu A$
	Pad pull-up (when selected) at $V_{IN} = 0V$ , $V_{CCO} = 1.2V$ .	10	–	100	$\mu A$
$I_{RPD}$	Pad pull-down (when selected) at $V_{IN} = 3.3V$ .	60	–	200	$\mu A$
	Pad pull-down (when selected) at $V_{IN} = 1.8V$ .	29	–	120	$\mu A$
$I_{CCADCON}$	Analog supply current for the SYSMON circuits in the power-up state.	–	–	8	mA
$I_{CCADCOFF}$	Analog supply current for the SYSMON circuits in the power-down state.	–	–	1.5	mA
$I_{BATT}^{(4)(5)}$	Battery supply current at $V_{BATT} = 1.89V$ .	–	–	650	nA
	Battery supply current at $V_{BATT} = 1.20V$ .	–	–	150	nA
$I_{PFS}^{(6)}$	$V_{CCAUX}$ additional supply current during eFUSE programming.	–	–	115	mA
Calibrated programmable on-die termination (DCI) in HP I/O banks <sup>(7)</sup> (measured per JEDEC specification).					
$R^{(9)}$	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_40.	–10% <sup>(8)</sup>	40	+10% <sup>(8)</sup>	$\Omega$
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_48.	–10% <sup>(8)</sup>	48	+10% <sup>(8)</sup>	$\Omega$
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_60.	–10% <sup>(8)</sup>	60	+10% <sup>(8)</sup>	$\Omega$
	Programmable input termination to $V_{CCO}$ where ODT = RTT_40.	–10% <sup>(8)</sup>	40	+10% <sup>(8)</sup>	$\Omega$
	Programmable input termination to $V_{CCO}$ where ODT = RTT_48.	–10% <sup>(8)</sup>	48	+10% <sup>(8)</sup>	$\Omega$
	Programmable input termination to $V_{CCO}$ where ODT = RTT_60.	–10% <sup>(8)</sup>	60	+10% <sup>(8)</sup>	$\Omega$
	Programmable input termination to $V_{CCO}$ where ODT = RTT_120.	–10% <sup>(8)</sup>	120	+10% <sup>(8)</sup>	$\Omega$
	Programmable input termination to $V_{CCO}$ where ODT = RTT_240.	–10% <sup>(8)</sup>	240	+10% <sup>(8)</sup>	$\Omega$

## V<sub>IN</sub> Maximum Allowed AC Voltage Overshoot and Undershoot

Table 4: V<sub>IN</sub> Maximum Allowed AC Voltage Overshoot and Undershoot for HD I/O Banks<sup>(1)</sup>

AC Voltage Overshoot	% of UI at -40°C to 100°C	AC Voltage Undershoot	% of UI at -40°C to 100°C
V <sub>CCO</sub> + 0.30	100%	-0.30	100%
V <sub>CCO</sub> + 0.35	100%	-0.35	90%
V <sub>CCO</sub> + 0.40	100%	-0.40	78%
V <sub>CCO</sub> + 0.45	100%	-0.45	40%
V <sub>CCO</sub> + 0.50	100%	-0.50	24%
V <sub>CCO</sub> + 0.55	100%	-0.55	18.0%
V <sub>CCO</sub> + 0.60	100%	-0.60	13.0%
V <sub>CCO</sub> + 0.65	100%	-0.65	10.8%
V <sub>CCO</sub> + 0.70	92%	-0.70	9.0%
V <sub>CCO</sub> + 0.75	92%	-0.75	7.0%
V <sub>CCO</sub> + 0.80	92%	-0.80	6.0%
V <sub>CCO</sub> + 0.85	92%	-0.85	5.0%
V <sub>CCO</sub> + 0.90	92%	-0.90	4.0%
V <sub>CCO</sub> + 0.95	92%	-0.95	2.5%

**Notes:**

1. A total of 200 mA per bank should not be exceeded.

Table 5: V<sub>IN</sub> Maximum Allowed AC Voltage Overshoot and Undershoot for HP I/O Banks<sup>(1)(2)</sup>

AC Voltage Overshoot	% of UI at -40°C to 100°C	AC Voltage Undershoot	% of UI at -40°C to 100°C
V <sub>CCO</sub> + 0.30	100%	-0.30	100%
V <sub>CCO</sub> + 0.35	100%	-0.35	90%
V <sub>CCO</sub> + 0.40	92%	-0.40	92%
V <sub>CCO</sub> + 0.45	50%	-0.45	50%
V <sub>CCO</sub> + 0.50	20%	-0.50	20%
V <sub>CCO</sub> + 0.55	10%	-0.55	10%
V <sub>CCO</sub> + 0.60	6%	-0.60	6%
V <sub>CCO</sub> + 0.65	2%	-0.65	2%
V <sub>CCO</sub> + 0.70	2%	-0.70	2%

**Notes:**

1. A total of 200 mA per bank should not be exceeded.
2. For UI smaller than 20  $\mu$ s.

## Power-On/Off Power Supply Sequencing

The recommended power-on sequence is  $V_{CCINT}$ ,  $V_{CCINT\_IO}/V_{CCBRAM}$ ,  $V_{CCAUX}/V_{CCAUX\_IO}$ , and  $V_{CCO}$  to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If  $V_{CCINT}$  and  $V_{CCINT\_IO}/V_{CCBRAM}$  have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously.  $V_{CCINT\_IO}$  must be connected to  $V_{CCBRAM}$ . If  $V_{CCAUX}/V_{CCAUX\_IO}$  and  $V_{CCO}$  have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously.  $V_{CCAUX}$  and  $V_{CCAUX\_IO}$  must be connected together.  $V_{CCADC}$  and  $V_{REF}$  can be powered at any time and have no power-up sequencing requirements.

The recommended power-on sequence to achieve minimum current draw for the GTH or GTY transceivers is  $V_{CCINT}$ ,  $V_{MGTAVCC}$ ,  $V_{MGTAVTT}$  OR  $V_{MGTAVCC}$ ,  $V_{CCINT}$ ,  $V_{MGTAVTT}$ . There is no recommended sequencing for  $V_{MGTAVCCAUX}$ . Both  $V_{MGTAVCC}$  and  $V_{CCINT}$  can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from  $V_{MGTAVTT}$  can be higher than specifications during power-up and power-down.

Table 12: Differential SelectIO DC Input and Output Levels

I/O Standard	V <sub>ICM</sub> (V) <sup>(1)</sup>			V <sub>ID</sub> (V) <sup>(2)</sup>			V <sub>ILHS</sub> <sup>(3)</sup>	V <sub>IHHS</sub> <sup>(3)</sup>	V <sub>OCM</sub> (V) <sup>(4)</sup>			V <sub>OD</sub> (V) <sup>(5)</sup>		
	Min	Typ	Max	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max
SUB_LVDS <sup>(8)</sup>	0.500	0.900	1.300	0.070	—	—	—	—	0.700	0.900	1.100	0.100	0.150	0.200
LVPECL	0.300	1.200	1.425	0.100	0.350	0.600	—	—	—	—	—	—	—	—
SLVS_400_18	0.070	0.200	0.330	0.140	—	0.450	—	—	—	—	—	—	—	—
SLVS_400_25	0.070	0.200	0.330	0.140	—	0.450	—	—	—	—	—	—	—	—
MIPI_DPHY_DC1_HS <sup>(9)</sup>	0.070	—	0.330	0.070	—	—	-0.040	0.460	0.150	0.200	0.250	0.140	0.200	0.270

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage ( $Q - \bar{Q}$ ).
3. V<sub>IHHS</sub> and V<sub>ILHS</sub> are the single-ended input high and low voltages, respectively.
4. V<sub>OCM</sub> is the output common mode voltage.
5. V<sub>OD</sub> is the output differential voltage ( $Q - \bar{Q}$ ).
6. LVDS\_25 is specified in Table 18.
7. LVDS is specified in Table 19.
8. Only the SUB\_LVDS receiver is supported in HD I/O banks.
9. High-speed option for MIPI\_DPHY\_DC1. The V<sub>ID</sub> maximum is aligned with the standard's specification. A higher V<sub>ID</sub> is acceptable as long as the V<sub>IN</sub> specification is also met.

Table 13: Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks

I/O Standard	V <sub>ICM</sub> (V) <sup>(1)</sup>			V <sub>ID</sub> (V) <sup>(2)</sup>		V <sub>OL</sub> (V) <sup>(3)</sup>	V <sub>OH</sub> (V) <sup>(4)</sup>	I <sub>OL</sub>	I <sub>OH</sub>
	Min	Typ	Max	Min	Max	Max	Min	mA	mA
DIFF_HSTL_I	0.300	0.750	1.125	0.100	—	0.400	V <sub>CCO</sub> – 0.400	8.0	-8.0
DIFF_HSTL_I_18	0.300	0.900	1.425	0.100	—	0.400	V <sub>CCO</sub> – 0.400	8.0	-8.0
DIFF_HSUL_12	0.300	0.600	0.850	0.100	—	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.1	-0.1
DIFF_SSTL12	0.300	0.600	0.850	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	14.25	-14.25
DIFF_SSTL135	0.300	0.675	1.000	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	8.9	-8.9
DIFF_SSTL135_II	0.300	0.675	1.000	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	13.0	-13.0
DIFF_SSTL15	0.300	0.750	1.125	0.100	—	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	8.9	-8.9
DIFF_SSTL15_II	0.300	0.750	1.125	0.100	—	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	13.0	-13.0
DIFF_SSTL18_I	0.300	0.900	1.425	0.100	—	(V <sub>CCO</sub> /2) – 0.470	(V <sub>CCO</sub> /2) + 0.470	8.0	-8.0
DIFF_SSTL18_II	0.300	0.900	1.425	0.100	—	(V <sub>CCO</sub> /2) – 0.600	(V <sub>CCO</sub> /2) + 0.600	13.4	-13.4

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage.
3. V<sub>OL</sub> is the single-ended low-output voltage.
4. V<sub>OH</sub> is the single-ended high-output voltage.

## Block RAM and FIFO Switching Characteristics

Table 33: Block RAM and FIFO Switching Characteristics

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
<b>Maximum Frequency</b>								
$F_{MAX\_WF\_NC}$	Block RAM (WRITE_FIRST and NO_CHANGE modes).	825	738	645	585	516	MHz	
$F_{MAX\_RF}$	Block RAM (READ_FIRST mode).	718	637	575	510	460	MHz	
$F_{MAX\_FIFO}$	FIFO in all modes without ECC.	825	738	645	585	516	MHz	
$F_{MAX\_ECC}$	Block RAM and FIFO in ECC configuration without PIPELINE.	718	637	575	510	460	MHz	
	Block RAM and FIFO in ECC configuration with PIPELINE and Block RAM in WRITE_FIRST or NO_CHANGE mode.	825	738	645	585	516	MHz	
$T_{PW}^{(1)}$	Minimum pulse width.	495	542	543	577	578	ps	
<b>Block RAM and FIFO Clock-to-Out Delays</b>								
$T_{RCKO\_DO}$	Clock CLK to DOUT output (without output register).	0.91	1.02	1.11	1.46	1.53	ns, Max	
$T_{RCKO\_DO\_REG}$	Clock CLK to DOUT output (with output register).	0.27	0.29	0.30	0.42	0.44	ns, Max	

**Notes:**

1. The MMCM and PLL DUTY\_CYCLE attribute should be set to 50% to meet the pulse-width requirements at the higher frequencies.

## DSP48 Slice Switching Characteristics

Table 36: DSP48 Slice Switching Characteristics

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
<b>Maximum Frequency</b>								
$F_{MAX}$	With all registers used.	891	775	645	644	600	MHz	
$F_{MAX\_PATDET}$	With pattern detector.	794	687	571	562	524	MHz	
$F_{MAX\_MULT\_NOMREG}$	Two register multiply without MREG.	635	544	456	440	413	MHz	
$F_{MAX\_MULT\_NOMREG\_PATDET}$	Two register multiply Without MREG with pattern detect.	577	492	410	395	371	MHz	
$F_{MAX\_PREADD\_NOADREG}$	Without ADREG.	655	565	468	453	423	MHz	
$F_{MAX\_NOPIPELINEREG}$	Without pipeline registers (MREG, ADREG).	483	410	338	323	304	MHz	
$F_{MAX\_NOPIPELINEREG\_PATDET}$	Without pipeline registers (MREG, ADREG) with pattern detect.	448	379	314	299	280	MHz	

## Clock Buffers and Networks

Table 37: Clock Buffers Switching Characteristics

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
<b>Global Clock Switching Characteristics (Including BUFGCTRL)</b>								
$F_{MAX}$	Maximum frequency of a global clock tree (BUFG).	891	775	667	725	667	MHz	
<b>Global Clock Buffer with Input Divide Capability (BUFGCE_DIV)</b>								
$F_{MAX}$	Maximum frequency of a global clock buffer with input divide capability (BUFGCE_DIV).	891	775	667	725	667	MHz	
<b>Global Clock Buffer with Clock Enable (BUFGCE)</b>								
$F_{MAX}$	Maximum frequency of a global clock buffer with clock enable (BUFGCE).	891	775	667	725	667	MHz	
<b>Leaf Clock Buffer with Clock Enable (BUFCE_LEAF)</b>								
$F_{MAX}$	Maximum frequency of a leaf clock buffer with clock enable (BUFCE_LEAF).	891	775	667	725	667	MHz	
<b>GTH or GTY Clock Buffer with Clock Enable and Clock Input Divide Capability (BUFG_GT)</b>								
$F_{MAX}$	Maximum frequency of a serial transceiver clock buffer with clock enable and clock input divide capability.	512	512	512	512	512	MHz	

## MMCM Switching Characteristics

Table 38: MMCM Specification

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V		0.85V		0.72V		
		-3	-2	-1	-2	-1		
MMCM_F <sub>INMAX</sub>	Maximum input clock frequency.	1066	933	800	933	800	MHz	
MMCM_F <sub>INMIN</sub>	Minimum input clock frequency.	10	10	10	10	10	MHz	
MMCM_F <sub>INJITTER</sub>	Maximum input clock period jitter.	< 20% of clock input period or 1 ns Max						
MMCM_F <sub>INDUTY</sub>	Input duty cycle range: 10–49 MHz.	25–75					%	
	Input duty cycle range: 50–199 MHz.	30–70					%	
	Input duty cycle range: 200–399 MHz.	35–65					%	
	Input duty cycle range: 400–499 MHz.	40–60					%	
	Input duty cycle range: >500 MHz.	45–55					%	
MMCM_F <sub>MIN_PSCLK</sub>	Minimum dynamic phase shift clock frequency.	0.01	0.01	0.01	0.01	0.01	MHz	
MMCM_F <sub>MAX_PSCLK</sub>	Maximum dynamic phase shift clock frequency.	550	500	450	500	450	MHz	
MMCM_F <sub>VCOMIN</sub>	Minimum MMCM VCO frequency.	800	800	800	800	800	MHz	
MMCM_F <sub>VCOMAX</sub>	Maximum MMCM VCO frequency.	1600	1600	1600	1600	1600	MHz	
MMCM_F <sub>BANDWIDTH</sub>	Low MMCM bandwidth at typical. <sup>(1)</sup>	1.00	1.00	1.00	1.00	1.00	MHz	
	High MMCM bandwidth at typical. <sup>(1)</sup>	4.00	4.00	4.00	4.00	4.00	MHz	
MMCM_T <sub>STATPHAOFFSET</sub>	Static phase offset of the MMCM outputs. <sup>(2)</sup>	0.12	0.12	0.12	0.12	0.12	ns	
MMCM_T <sub>OUTJITTER</sub>	MMCM output jitter.	Note 3						
MMCM_T <sub>OUTDUTY</sub>	MMCM output clock duty cycle precision. <sup>(4)</sup>	0.165	0.20	0.20	0.20	0.20	ns	
MMCM_T <sub>LOCKMAX</sub>	MMCM maximum lock time for MMCM_F <sub>PFDMIN</sub> .	100	100	100	100	100	μs	
MMCM_F <sub>OUTMAX</sub>	MMCM maximum output frequency.	891	775	667	725	667	MHz	
MMCM_F <sub>OUTMIN</sub>	MMCM minimum output frequency. <sup>(4)(5)</sup>	6.25	6.25	6.25	6.25	6.25	MHz	
MMCM_T <sub>EXTFDVAR</sub>	External clock feedback variation.	< 20% of clock input period or 1 ns Max						
MMCM_RST <sub>MINPULSE</sub>	Minimum reset pulse width.	5.00	5.00	5.00	5.00	5.00	ns	
MMCM_F <sub>PFDMAX</sub>	Maximum frequency at the phase frequency detector.	550	500	450	500	450	MHz	
MMCM_F <sub>PFDMIN</sub>	Minimum frequency at the phase frequency detector.	10	10	10	10	10	MHz	
MMCM_T <sub>FBDELAY</sub>	Maximum delay in the feedback path.	5 ns Max or one clock cycle						
MMCM_F <sub>DPRCLK_MAX</sub>	Maximum DRP clock frequency.	250	250	250	250	250	MHz	

**Notes:**

- The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.
- Includes global clock buffer.
- Calculated as  $F_{VCO}/128$  assuming output duty cycle is 50%.

## PLL Switching Characteristics

Table 39: PLL Specification<sup>(1)</sup>

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V	0.72V				
		-3	-2	-1	-2	-1		
PLL_F <sub>INMAX</sub>	Maximum input clock frequency.	1066	933	800	933	800	MHz	
PLL_F <sub>INMIN</sub>	Minimum input clock frequency.	70	70	70	70	70	MHz	
PLL_F <sub>INJITTER</sub>	Maximum input clock period jitter.	< 20% of clock input period or 1 ns Max						
PLL_F <sub>INDUTY</sub>	Input duty cycle range: 70–399 MHz.	35–65					%	
	Input duty cycle range: 400–499 MHz.	40–60					%	
	Input duty cycle range: >500 MHz.	45–55					%	
PLL_F <sub>VCOMIN</sub>	Minimum PLL VCO frequency.	750	750	750	750	750	MHz	
PLL_F <sub>VCOMAX</sub>	Maximum PLL VCO frequency.	1500	1500	1500	1500	1500	MHz	
PLL_T <sub>STATPHAOFFSET</sub>	Static phase offset of the PLL outputs. <sup>(2)</sup>	0.12	0.12	0.12	0.12	0.12	ns	
PLL_T <sub>OUTJITTER</sub>	PLL output jitter.	Note 3						
PLL_T <sub>OUTDUTY</sub>	PLL CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B duty-cycle precision. <sup>(4)</sup>	0.165	0.20	0.20	0.20	0.20	ns	
PLL_T <sub>LOCKMAX</sub>	PLL maximum lock time.	100					μs	
PLL_F <sub>OUTMAX</sub>	PLL maximum output frequency at CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B.	891	775	667	725	667	MHz	
	PLL maximum output frequency at CLKOUTPHY.	2667	2667	2400	2400	2133	MHz	
PLL_F <sub>OUTMIN</sub>	PLL minimum output frequency at CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B. <sup>(5)</sup>	5.86	5.86	5.86	5.86	5.86	MHz	
	PLL minimum output frequency at CLKOUTPHY.	2 x VCO mode: 1500, 1 x VCO mode: 750 0.5 x VCO mode: 375					MHz	
PLL_RST <sub>MINPULSE</sub>	Minimum reset pulse width.	5.00	5.00	5.00	5.00	5.00	ns	
PLL_F <sub>PFDMAX</sub>	Maximum frequency at the phase frequency detector.	667.5	667.5	667.5	667.5	667.5	MHz	
PLL_F <sub>PFDMIN</sub>	Minimum frequency at the phase frequency detector.	70	70	70	70	70	MHz	
PLL_F <sub>BANDWIDTH</sub>	PLL bandwidth at typical.	14	14	14	14	14	MHz	
PLL_F <sub>DPRCLK_MAX</sub>	Maximum DRP clock frequency	250	250	250	250	250	MHz	

### Notes:

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the loop filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.
4. Includes global clock buffer.
5. Calculated as  $F_{VCO}/128$  assuming output duty cycle is 50%.

## Device Pin-to-Pin Output Parameter Guidelines

The pin-to-pin numbers in [Table 40](#) through [Table 42](#) are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.

**Table 40: Global Clock Input to Output Delay Without MMCM (Near Clock Region)**

Symbol	Description	Device	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
			0.90V	0.85V		0.72V			
			-3	-2	-1	-2	-1		
<b>SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, without MMCM.</b>									
TICKOF	Global clock input and output flip-flop <i>without</i> MMCM (near clock region).	XCKU3P	4.30	5.09	5.48	5.68	5.99	ns	
		XCKU5P	4.30	5.09	5.48	5.68	5.99	ns	
		XCKU9P	5.00	5.91	6.35	6.66	7.09	ns	
		XCKU11P	5.82	6.96	7.61	7.19	8.36	ns	
		XCKU13P	5.15	6.09	6.55	6.90	7.38	ns	
		XCKU15P	5.72	6.90	7.40	7.62	8.07	ns	

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.

**Table 41: Global Clock Input to Output Delay Without MMCM (Far Clock Region)**

Symbol	Description	Device	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
			0.90V	0.85V		0.72V			
			-3	-2	-1	-2	-1		
<b>SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, without MMCM.</b>									
TICKOF_FAR	Global clock input and output flip-flop <i>without</i> MMCM (far clock region).	XCKU3P	4.46	5.30	5.70	5.88	6.23	ns	
		XCKU5P	4.46	5.30	5.70	5.88	6.23	ns	
		XCKU9P	5.38	6.49	6.97	7.14	7.59	ns	
		XCKU11P	6.18	7.41	8.11	7.66	8.99	ns	
		XCKU13P	5.38	6.49	6.96	7.19	7.71	ns	
		XCKU15P	6.21	7.53	8.07	8.36	8.90	ns	

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net.

Table 44: Global Clock Input Setup and Hold With MMCM

Symbol	Description	Device	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
			0.90V	0.85V		0.72V			
			-3	-2	-1	-2	-1		
<b>Input Setup and Hold Time Relative to Global Clock Input Signal using SSTL15 Standard.</b> <sup>(1)(2)(3)</sup>									
T <sub>PSMMCMCC_KU3P</sub>	Global clock input and input flip-flop (or latch) with MMCM.	Setup	XCKU3P	2.02	2.04	2.16	2.31	2.48	ns
T <sub>PHMMCMCC_KU3P</sub>		Hold		-0.17	-0.17	-0.17	0.11	0.11	ns
T <sub>PSMMCMCC_KU5P</sub>		Setup	XCKU5P	2.02	2.04	2.16	2.31	2.48	ns
T <sub>PHMMCMCC_KU5P</sub>		Hold		-0.17	-0.17	-0.17	0.11	0.11	ns
T <sub>PSMMCMCC_KU9P</sub>		Setup	XCKU9P	1.97	2.00	2.12	2.26	2.44	ns
T <sub>PHMMCMCC_KU9P</sub>		Hold		-0.11	-0.11	-0.11	0.16	0.18	ns
T <sub>PSMMCMCC_KU11P</sub>		Setup	XCKU11P	2.08	2.08	2.23	2.59	2.75	ns
T <sub>PHMMCMCC_KU11P</sub>		Hold		-0.05	-0.05	0.04	0.35	0.74	ns
T <sub>PSMMCMCC_KU13P</sub>		Setup	XCKU13P	1.96	1.99	2.12	2.26	2.44	ns
T <sub>PHMMCMCC_KU13P</sub>		Hold		-0.10	-0.10	-0.10	0.17	0.19	ns
T <sub>PSMMCMCC_KU15P</sub>		Setup	XCKU15P	1.89	1.89	2.03	2.36	2.55	ns
T <sub>PHMMCMCC_KU15P</sub>		Hold		-0.16	-0.16	-0.16	0.31	0.34	ns

**Notes:**

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, slowest temperature, and slowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, fastest temperature, and fastest voltage.
2. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 45: Sampling Window

Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units		
	0.90V		0.85V		0.72V			
	-3	-2	-1	-2	-1			
T <sub>SAMP_BUFG</sub> <sup>(1)</sup>	510	610	610	610	610	ps		
T <sub>SAMP_NATIVE_DPA</sub>	100	100	125	125	150	ps		
T <sub>SAMP_NATIVE_BISC</sub>	60	60	85	85	110	ps		

**Notes:**

1. This parameter indicates the total sampling error of the Kintex UltraScale+ FPGA DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include: CLK0 MMCM jitter, MMCM accuracy (phase offset), and MMCM phase shift resolution. These measurements do not include package or clock tree skew.

# GTH Transceiver Specifications

The *UltraScale Architecture and Product Overview* ([DS890](#)) lists the Kintex UltraScale+ FPGAs that include the GTH transceivers.

## GTH Transceiver DC Input and Output Levels

**Table 47** summarizes the DC specifications of the GTH transceivers in the Kintex UltraScale+ FPGAs. Consult the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)) for further information.

Table 47: GTH Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
DV <sub>PPIN</sub>	Differential peak-to-peak input voltage (external AC coupled).	> 10.3125 Gb/s	150	—	1250	mV
		6.6 Gb/s to 10.3125 Gb/s	150	—	1250	mV
		≤ 6.6 Gb/s	150	—	2000	mV
V <sub>IN</sub>	Single-ended input voltage. Voltage measured at the pin referenced to GND.	DC coupled V <sub>MGTAVTT</sub> = 1.2V	-400	—	V <sub>MGTAVTT</sub>	mV
V <sub>CMIN</sub>	Common mode input voltage.	DC coupled V <sub>MGTAVTT</sub> = 1.2V	—	2/3 V <sub>MGTAVTT</sub>	—	mV
D <sub>VPPOUT</sub>	Differential peak-to-peak output voltage. <sup>(1)</sup>	Transmitter output swing is set to 11111	800	—	—	mV
V <sub>CMOUTDC</sub>	Common mode output voltage: DC coupled (equation based).	When remote RX is terminated to GND	V <sub>MGTAVTT</sub> /2 - D <sub>VPPOUT</sub> /4			mV
		When remote RX termination is floating	V <sub>MGTAVTT</sub> - D <sub>VPPOUT</sub> /2			mV
		When remote RX is terminated to V <sub>RX_TERM</sub> <sup>(2)</sup>	V <sub>MGTAVTT</sub> - $\frac{D_{VPPOUT}}{4} - \left( \frac{V_{MGTAVTT} - V_{RX\_TERM}}{2} \right)$			mV
V <sub>CMOUTAC</sub>	Common mode output voltage: AC coupled (equation based).	V <sub>MGTAVTT</sub> - D <sub>VPPOUT</sub> /2			—	mV
R <sub>IN</sub>	Differential input resistance.	—	100	—	—	Ω
R <sub>OUT</sub>	Differential output resistance.	—	100	—	—	Ω
T <sub>OSKEW</sub>	Transmitter output pair (TXP and TXN) intra-pair skew (All packages).	—	—	10	—	ps
C <sub>EXT</sub>	Recommended external AC coupling capacitor. <sup>(3)</sup>	—	100	—	—	nF

**Notes:**

1. The output swing and pre-emphasis levels are programmable using the attributes discussed in the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)), and can result in values lower than reported in this table.
2. V<sub>RX\_TERM</sub> is the remote RX termination voltage.
3. Other values can be used as appropriate to conform to specific protocols and standards.

Table 55: GTH Transceiver User Clock Switching Characteristics<sup>(1)</sup> (Cont'd)

Symbol	Description	Data Width Conditions (Bit)		Speed Grade, Temperature Ranges, and $V_{CCINT}$ Operating Voltages					Units
				0.90V	0.85V		0.72V		
		Internal Logic	Interconnect Logic	-3 <sup>(2)</sup>	-2 <sup>(2)(3)</sup>	-1 <sup>(4)(5)</sup>	-2 <sup>(3)</sup>	-1 <sup>(3)(5)</sup>	
$F_{TXOUTPROGDIV}$	TXOUTCLK maximum frequency sourced from TXPROGDIVCLK.			511.719	511.719	511.719	511.719	511.719	MHz
$F_{RXOUTPROGDIV}$	RXOUTCLK maximum frequency sourced from RXPROGDIVCLK.			511.719	511.719	511.719	511.719	511.719	MHz
$F_{TXIN}$	TXUSRCLK <sup>(6)</sup> maximum frequency	16	16, 32	511.719	511.719	390.625	390.625	322.266	MHz
		32	32, 64	511.719	511.719	390.625	390.625	322.266	MHz
		20	20, 40	409.375	409.375	312.500	312.500	257.813	MHz
		40	40, 80	409.375	409.375	312.500	312.500	257.813	MHz
$F_{RXIN}$	RXUSRCLK <sup>(6)</sup> maximum frequency	16	16, 32	511.719	511.719	390.625	390.625	322.266	MHz
		32	32, 64	511.719	511.719	390.625	390.625	322.266	MHz
		20	20, 40	409.375	409.375	312.500	312.500	257.813	MHz
		40	40, 80	409.375	409.375	312.500	312.500	257.813	MHz
$F_{TXIN2}$	TXUSRCLK2 <sup>(6)</sup> maximum frequency	16	16	511.719	511.719	390.625	390.625	322.266	MHz
		16	32	255.859	255.859	195.313	195.313	161.133	MHz
		32	32	511.719	511.719	390.625	390.625	322.266	MHz
		32	64	255.859	255.859	195.313	195.313	161.133	MHz
		20	20	409.375	409.375	312.500	312.500	257.813	MHz
		20	40	204.688	204.688	156.250	156.250	128.906	MHz
		40	40	409.375	409.375	312.500	312.500	257.813	MHz
		40	80	204.688	204.688	156.250	156.250	128.906	MHz
$F_{RXIN2}$	RXUSRCLK2 <sup>(6)</sup> maximum frequency	16	16	511.719	511.719	390.625	390.625	322.266	MHz
		16	32	255.859	255.859	195.313	195.313	161.133	MHz
		32	32	511.719	511.719	390.625	390.625	322.266	MHz
		32	64	255.859	255.859	195.313	195.313	161.133	MHz
		20	20	409.375	409.375	312.500	312.500	257.813	MHz
		20	40	204.688	204.688	156.250	156.250	128.906	MHz
		40	40	409.375	409.375	312.500	312.500	257.813	MHz
		40	80	204.688	204.688	156.250	156.250	128.906	MHz

**Notes:**

- Clocking must be implemented as described in the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)).
- For speed grades -3E, -2E, and -2I, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s.
- For speed grade -2LE, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s when  $V_{CCINT} = 0.85V$  or 6.25 Gb/s when  $V_{CCINT} = 0.72V$ .
- For speed grades -1E and -1I, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s.
- For speed grade -1LI, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s when  $V_{CCINT} = 0.85V$  or 5.15625 Gb/s when  $V_{CCINT} = 0.72V$ .
- When the gearbox is used, these maximums refer to the XCLK. For more information, see the *Valid Data Width Combinations for TX Asynchronous Gearbox* table in the *UltraScale Architecture GTH Transceiver User Guide* ([UG576](#)).

Table 56: GTH Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F <sub>GTHTX</sub>	Serial data rate range		0.500	–	F <sub>GTHMAX</sub>	Gb/s
T <sub>RTX</sub>	TX rise time	20%–80%	–	21	–	ps
T <sub>FTX</sub>	TX fall time	80%–20%	–	21	–	ps
T <sub>LLSKEW</sub>	TX lane-to-lane skew <sup>(1)</sup>		–	–	500.00	ps
T <sub>J16.375</sub>	Total jitter <sup>(2)(4)</sup>	16.375 Gb/s	–	–	0.28	UI
D <sub>J16.375</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J15.0</sub>	Total jitter <sup>(2)(4)</sup>	15.0 Gb/s	–	–	0.28	UI
D <sub>J15.0</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J14.1</sub>	Total jitter <sup>(2)(4)</sup>	14.1 Gb/s	–	–	0.28	UI
D <sub>J14.1</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J14.1</sub>	Total jitter <sup>(2)(4)</sup>	14.025 Gb/s	–	–	0.28	UI
D <sub>J14.1</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J13.1</sub>	Total jitter <sup>(2)(4)</sup>	13.1 Gb/s	–	–	0.28	UI
D <sub>J13.1</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J12.5_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	12.5 Gb/s	–	–	0.28	UI
D <sub>J12.5_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J12.5_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	12.5 Gb/s	–	–	0.33	UI
D <sub>J12.5_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
T <sub>J11.3_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	11.3 Gb/s	–	–	0.28	UI
D <sub>J11.3_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J10.3125_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	10.3125 Gb/s	–	–	0.28	UI
D <sub>J10.3125_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J10.3125_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	10.3125 Gb/s	–	–	0.33	UI
D <sub>J10.3125_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
T <sub>J9.953_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	9.953 Gb/s	–	–	0.28	UI
D <sub>J9.953_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J9.953_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	9.953 Gb/s	–	–	0.33	UI
D <sub>J9.953_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
T <sub>J8.0</sub>	Total jitter <sup>(3)(4)</sup>	8.0 Gb/s	–	–	0.32	UI
D <sub>J8.0</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
T <sub>J6.6</sub>	Total jitter <sup>(3)(4)</sup>	6.6 Gb/s	–	–	0.30	UI
D <sub>J6.6</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.15	UI
T <sub>J5.0</sub>	Total jitter <sup>(3)(4)</sup>	5.0 Gb/s	–	–	0.30	UI
D <sub>J5.0</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.15	UI
T <sub>J4.25</sub>	Total jitter <sup>(3)(4)</sup>	4.25 Gb/s	–	–	0.30	UI
D <sub>J4.25</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.15	UI
T <sub>J4.0</sub>	Total jitter <sup>(3)(4)</sup>	4.0 Gb/s	–	–	0.32	UI
D <sub>J4.0</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.16	UI
T <sub>J3.20</sub>	Total jitter <sup>(3)(4)</sup>	3.20 Gb/s <sup>(5)</sup>	–	–	0.20	UI
D <sub>J3.20</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.10	UI

Table 63: GTY Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

Symbol	Description	All Speed Grades			Units
$F_{GTYDRPCLK}$	GTYDRPCLK maximum frequency.	250			MHz

Table 64: GTY Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
$F_{GCLK}$	Reference clock frequency range.		60	—	820	MHz
$T_{RCLK}$	Reference clock rise time.	20% – 80%	—	200	—	ps
$T_{FCLK}$	Reference clock fall time.	80% – 20%	—	200	—	ps
$T_{DCREF}$	Reference clock duty cycle.	Transceiver PLL only	40	50	60	%

Table 65: GTY Transceiver Reference Clock Oscillator Selection Phase Noise Mask<sup>(1)</sup>

Symbol	Description	Offset Frequency	Min	Typ	Max	Units
$QPLL_{REFCLKMASK}$	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 156.25 MHz.	10 kHz	—	—	-112	dBc/Hz
		100 kHz	—	—	-128	
		1 MHz	—	—	-145	
	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.	10 kHz	—	—	-103	dBc/Hz
		100 kHz	—	—	-123	
		1 MHz	—	—	-143	
	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 625 MHz.	10 kHz	—	—	-98	dBc/Hz
		100 kHz	—	—	-117	
		1 MHz	—	—	-140	
$CPLL_{REFCLKMASK}$	CPLL reference clock select phase noise mask at REFCLK frequency = 156.25 MHz.	10 kHz	—	—	-112	dBc/Hz
		100 kHz	—	—	-128	
		1 MHz	—	—	-145	
		50 MHz	—	—	-145	
	CPLL reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.	10 kHz	—	—	-103	dBc/Hz
		100 kHz	—	—	-123	
		1 MHz	—	—	-143	
		50 MHz	—	—	-145	
	CPLL reference clock select phase noise mask at REFCLK frequency = 625 MHz.	10 kHz	—	—	-98	dBc/Hz
		100 kHz	—	—	-117	
		1 MHz	—	—	-140	
		50 MHz	—	—	-144	

**Notes:**

- For reference clock frequencies not in this table, use the phase-noise mask for the nearest reference clock frequency.

Table 67: GTY Transceiver User Clock Switching Characteristics<sup>(1)</sup> (Cont'd)

Symbol	Description	Data Width Conditions (Bit)		Speed Grade and $V_{CCINT}$ Operating Voltages					Units
				0.90V	0.85V		0.72V		
		Internal Logic	Interconnect Logic	-3 <sup>(2)</sup>	-2 <sup>(2)(3)</sup>	-1 <sup>(4)(5)</sup>	-2 <sup>(3)</sup>	-1 <sup>(5)</sup>	
$F_{TXIN2}$	$TXUSRCLK2^{(6)}$ maximum frequency	16	16	511.719	511.719	390.625	390.625	322.266	MHz
		16	32	255.859	255.859	195.313	195.313	161.133	MHz
		32	32	511.719	511.719	390.625	390.625	322.266	MHz
		32	64	255.859	255.859	195.313	195.313	161.133	MHz
		64	64	511.719	440.781	402.832	402.832	195.313	MHz
		64	128	255.859	220.391	201.416	201.416	97.656	MHz
		20	20	409.375	409.375	312.500	312.500	257.813	MHz
		20	40	204.688	204.688	156.250	156.250	128.906	MHz
		40	40	409.375	409.375	312.500	350.000	257.813	MHz
		40	80	204.688	204.688	156.250	175.000	128.906	MHz
		80	80	409.375	352.625	322.266	352.625	156.250	MHz
		80	160	204.688	176.313	161.133	176.313	78.125	MHz
$F_{RXIN2}$	$RXUSRCLK2^{(6)}$ maximum frequency	16	16	511.719	511.719	390.625	390.625	322.266	MHz
		16	32	255.859	255.859	195.313	195.313	161.133	MHz
		32	32	511.719	511.719	390.625	390.625	322.266	MHz
		32	64	255.859	255.859	195.313	195.313	161.133	MHz
		64	64	511.719	440.781	402.832	402.832	195.313	MHz
		64	128	255.859	220.391	201.416	201.416	97.656	MHz
		20	20	409.375	409.375	312.500	312.500	257.813	MHz
		20	40	204.688	204.688	156.250	156.250	128.906	MHz
		40	40	409.375	409.375	312.500	350.000	257.813	MHz
		40	80	204.688	204.688	156.250	175.000	128.906	MHz
		80	80	409.375	352.625	322.266	352.625	156.250	MHz
		80	160	204.688	176.313	161.133	176.313	78.125	MHz

**Notes:**

1. Clocking must be implemented as described in the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).
2. For speed grades -3E, -2E, and -2I, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s.
3. For speed grade -2LE, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s when  $V_{CCINT} = 0.85V$  or 6.25 Gb/s when  $V_{CCINT} = 0.72V$ .
4. For speed grades -1E and -1I, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s.
5. For speed grade -1LI, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s when  $V_{CCINT} = 0.85V$  or 5.15625 Gb/s when  $V_{CCINT} = 0.72V$ .
6. When the gearbox is used, these maximums refer to the XCLK. For more information, see the *Valid Data Width Combinations for TX Asynchronous Gearbox* table in the *UltraScale Architecture GTY Transceiver User Guide* ([UG578](#)).

Table 68: GTY Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F <sub>GTYTX</sub>	Serial data rate range		0.500	–	F <sub>GTYMAX</sub>	Gb/s
T <sub>RTX</sub>	TX rise time	20%–80%	–	21	–	ps
T <sub>FTX</sub>	TX fall time	80%–20%	–	21	–	ps
T <sub>LSSKEW</sub>	TX lane-to-lane skew <sup>(1)</sup>		–	–	500.00	ps
T <sub>J32.75</sub>	Total jitter <sup>(2)(4)</sup>	32.75 Gb/s	–	–	0.35	UI
D <sub>J32.75</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.19	UI
T <sub>J28.21</sub>	Total jitter <sup>(2)(4)</sup>	28.21 Gb/s	–	–	0.28	UI
D <sub>J28.21</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J16.375</sub>	Total jitter <sup>(2)(4)</sup>	16.375 Gb/s	–	–	0.28	UI
D <sub>J16.375</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J15.0</sub>	Total jitter <sup>(2)(4)</sup>	15.0 Gb/s	–	–	0.28	UI
D <sub>J15.0</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J14.1</sub>	Total jitter <sup>(2)(4)</sup>	14.1 Gb/s	–	–	0.28	UI
D <sub>J14.1</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J14.1</sub>	Total jitter <sup>(2)(4)</sup>	14.025 Gb/s	–	–	0.28	UI
D <sub>J14.1</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J13.1</sub>	Total jitter <sup>(2)(4)</sup>	13.1 Gb/s	–	–	0.28	UI
D <sub>J13.1</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J12.5_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	12.5 Gb/s	–	–	0.28	UI
D <sub>J12.5_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J12.5_CPLL</sub>	Total jitter <sup>(2)(4)</sup>	12.5 Gb/s	–	–	0.33	UI
D <sub>J12.5_CPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J11.3_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	11.3 Gb/s	–	–	0.28	UI
D <sub>J11.3_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J10.3125_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	10.3125 Gb/s	–	–	0.28	UI
D <sub>J10.3125_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J10.3125_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	10.3125 Gb/s	–	–	0.33	UI
D <sub>J10.3125_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
T <sub>J9.953_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	9.953 Gb/s	–	–	0.28	UI
D <sub>J9.953_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J9.953_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	9.953 Gb/s	–	–	0.33	UI
D <sub>J9.953_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
T <sub>J8.0</sub>	Total jitter <sup>(2)(4)</sup>	8.0 Gb/s	–	–	0.32	UI
D <sub>J8.0</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
T <sub>J6.6</sub>	Total jitter <sup>(3)(4)</sup>	6.6 Gb/s	–	–	0.30	UI
D <sub>J6.6</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.15	UI
T <sub>J5.0</sub>	Total jitter <sup>(3)(4)</sup>	5.0 Gb/s	–	–	0.30	UI
D <sub>J5.0</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.15	UI
T <sub>J4.25</sub>	Total jitter <sup>(3)(4)</sup>	4.25 Gb/s	–	–	0.30	UI
D <sub>J4.25</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.15	UI

# System Monitor Specifications

Table 76: System Monitor Specifications

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units	
$V_{CCADC} = 1.8V \pm 3\%$ , $V_{REFP} = 1.25V$ , $V_{REFN} = 0V$ , $ADCCLK = 5.2$ MHz, $T_j = -40^{\circ}C$ to $100^{\circ}C$ , typical values at $T_j = 40^{\circ}C$							
<b>ADC Accuracy<sup>(1)</sup></b>							
Resolution			10	–	–	Bits	
Integral nonlinearity <sup>(2)</sup>	INL		–	–	$\pm 1.5$	LSBs	
Differential nonlinearity	DNL	No missing codes, guaranteed monotonic	–	–	$\pm 1$	LSBs	
Offset error		Offset calibration enabled	–	–	$\pm 2$	LSBs	
Gain error			–	–	$\pm 0.4$	%	
Sample rate			–	–	0.2	MS/s	
RMS code noise		External 1.25V reference	–	–	1	LSBs	
		On-chip reference	–	1	–	LSBs	
<b>ADC Accuracy at Extended Temperatures</b>							
Resolution		$T_j = -55^{\circ}C$ to $125^{\circ}C$	10	–	–	Bits	
Integral nonlinearity <sup>(2)</sup>	INL	$T_j = -55^{\circ}C$ to $125^{\circ}C$	–	–	$\pm 1.5$	LSBs	
Differential nonlinearity	DNL	No missing codes, guaranteed monotonic $T_j = -55^{\circ}C$ to $125^{\circ}C$	–	–	$\pm 1$		
<b>Analog Inputs<sup>(2)</sup></b>							
ADC input ranges		Unipolar operation	0	–	1	V	
		Bipolar operation	-0.5	–	+0.5	V	
		Unipolar common mode range (FS input)	0	–	+0.5	V	
		Bipolar common mode range (FS input)	+0.5	–	+0.6	V	
Maximum external channel input ranges		Adjacent channels set within these ranges should not corrupt measurements on adjacent channels	-0.1	–	$V_{CCADC}$	V	
<b>On-Chip Sensor Accuracy</b>							
Temperature sensor error <sup>(1)(3)</sup>		$T_j = -55^{\circ}C$ to $125^{\circ}C$ (with external REF)	–	–	$\pm 3$	°C	
		$T_j = -55^{\circ}C$ to $110^{\circ}C$ (with internal REF)	–	–	$\pm 3.5$	°C	
		$T_j = 110^{\circ}C$ to $125^{\circ}C$ (with internal REF)	–	–	$\pm 5$	°C	

Table 76: System Monitor Specifications (Cont'd)

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
Supply sensor error <sup>(4)</sup>		Supply voltages 0.72V to 1.2V, $T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ (with external REF)	–	–	$\pm 0.5$	%
		Supply voltages 0.72V to 1.2V, $T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ (with external REF)	–	–	$\pm 1.0$	%
		All other supply voltages, $T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ (with external REF)	–	–	$\pm 1.0$	%
		All other supply voltages, $T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ (with external REF)	–	–	$\pm 2.0$	%
		Supply voltages 0.72V to 1.2V, $T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ (with internal REF)	–	–	$\pm 1.0$	%
		Supply voltages 0.72V to 1.2V, $T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ (with internal REF)	–	–	$\pm 2.0$	%
		All other supply voltages, $T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ (with internal REF)	–	–	$\pm 1.5$	%
		All other supply voltages, $T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ (with internal REF)	–	–	$\pm 2.5$	%
<b>Conversion Rate<sup>(5)</sup></b>						
Conversion time—continuous	$t_{\text{CONV}}$	Number of ADCCLK cycles	26	–	32	Cycles
Conversion time—event	$t_{\text{CONV}}$	Number of ADCCLK cycles	–	–	21	Cycles
DRP clock frequency	DCLK	DRP clock frequency	8	–	250	MHz
ADC clock frequency	ADCCLK	Derived from DCLK	1	–	5.2	MHz
DCLK duty cycle			40	–	60	%
<b>SYSMON Reference<sup>(6)</sup></b>						
External reference	$V_{\text{REFP}}$	Externally supplied reference voltage	1.20	1.25	1.30	V
On-chip reference		Ground $V_{\text{REFP}}$ pin to AGND, $T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$	1.2375	1.25	1.2625	V
		Ground $V_{\text{REFP}}$ pin to AGND, $T_j = -55^{\circ}\text{C}$ to $125^{\circ}\text{C}$	1.225	1.25	1.275	V

**Notes:**

1. ADC offset errors are removed by enabling the ADC automatic offset calibration feature. The values are specified for when this feature is enabled.
2. See the *Analog Input* section in the *UltraScale Architecture System Monitor User Guide* ([UG580](#)).
3. When reading temperature values directly from the PMBus interface, the SYSMON has a  $+4^{\circ}\text{C}$  offset due to the transfer function used by the PMBus application. For example, the external REF temperature sensor error's range of  $\pm 3^{\circ}\text{C}$  becomes  $+1^{\circ}\text{C}$  to  $+7^{\circ}\text{C}$  when the temperature is read through the PMBus interface.
4. Supply sensor offset and gain errors are removed by enabling the automatic offset and gain calibration feature. The values are specified for when this feature is enabled.
5. See the *Adjusting the Acquisition Settling Time* section in the *UltraScale Architecture System Monitor User Guide* ([UG580](#)).
6. Any variation in the reference voltage from the nominal  $V_{\text{REFP}} = 1.25\text{V}$  and  $V_{\text{REFN}} = 0\text{V}$  will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by  $\pm 4\%$  is permitted.

Table 79: Configuration Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade and $V_{CCINT}$ Operating Voltages					Units	
		0.90V	0.85V		0.72V			
		-3	-2	-1	-2	-1		
$T_{FCSBO}$	FCSBO port to FCS_B pin output delay.	0.25/ 6.90	0.25/ 7.50	0.25/ 8.40	0.25/ 9.80	0.25/ 9.80	ns, Min/Max	
$T_{FCSBTS}$	FCSBTS port to FCS_B pin 3-state delay.	0.25/ 6.90	0.25/ 7.50	0.25/ 8.40	0.25/ 9.80	0.25/ 9.80	ns, Min/Max	
$T_{USRDONEO}$	USRDONEO port to DONE pin output delay.	0.25/ 8.60	0.25/ 9.40	0.25/ 10.50	0.25/ 12.10	0.25/ 12.10	ns, Min/Max	
$T_{USRDONETS}$	USRDONETS port to DONE pin 3-state delay.	0.25/ 8.60	0.25/ 9.40	0.25/ 10.50	0.25/ 12.10	0.25/ 12.10	ns, Min/Max	
$T_{DI}$	D03-D00 pins to DI[3:0] ports input delay.	0.5/ 2.6	0.5/ 3.1	0.5/ 3.5	0.5/ 4.0	0.5/ 4.0	ns, Min/Max	
$F_{CFGMCLK}$	STARTUPE3 CFGMCLK output frequency.	50	50	50	50	50	MHz, Typ	
$F_{CFGMCLKTOL}$	STARTUPE3 CFGMCLK output frequency tolerance.	$\pm 15$	$\pm 15$	$\pm 15$	$\pm 15$	$\pm 15$	%, Max	
$T_{DCI\_MATCH}$	Specifies a stall in the startup cycle until the digitally controlled impedance (DCI) match signals are asserted.	4	4	4	4	4	ms, Max	

**Notes:**

- When the CCLK is sourced from the EMCCLK pin with a divide-by-one setting, the external EMCCLK must meet this duty-cycle requirement.