

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc54016jet180e">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc54016jet180e</a>

## 4. Marking

Terminal 1 index area




Fig 1. TFBGA180 and TFBGA 100 package markings

Terminal 1 index area




Fig 2. LQFP208 package marking

Terminal 1 index area

aaa-029374

Fig 3. LQFP100 package marking

The LPC540xx TFBGA180 and TFBGA100 packages have the following top-side marking:

- First line: LPC540xxJ
- Second line: ET180 or ET100
- Third line: xxxxxxxxxxxx
- Fourth line: xxxyywwx[R]x
  - yyww: Date code with yy = year and ww = week.
  - xR = boot code version and device revision.

The LPC540xx LQFP208 and LQFP100 packages have the following top-side marking:

- First line: LPC540xxJ
- Second line: BD208 or BD100
- Third line: xxxxxxxxxxxx
- Fourth line: xxxyywwx[R]x
  - yyww: Date code with yy = year and ww = week.
  - xR = Boot code version and device revision.

**Table 3. Device revision table**

Revision identifier (R)	Revision description
0A	Initial device revision with Boot ROM version 21.0

Table 4. Pin description ...continued

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state[1][9]	Type	Description
PIO0_3/ TCK	A6	A10	178	85	[2]	PU; Z	I/O	<b>PIO0_3</b> — General-purpose digital input/output pin. In boundary scan mode: TCK (Test Clock In). <b>Remark:</b> In ISP mode, this pin is set to the Flexcomm 3 SPI MOSI function.
								<b>FC3_RXD_SDA_MOSI</b> — Flexcomm 3: USART receiver, I2C data I/O, SPI master-out/slave-in data.
								<b>CT0_MAT1</b> — Match output 1 from Timer 0.
								<b>SCT0_OUT1</b> — SCTimer/PWM output 1.
								<b>SCT0_GPI3</b> — Pin input 3 to SCTimer/PWM.
								R — Reserved.
								<b>EMC_D[1]</b> — External Memory interface data [1].
PIO0_4/ TMS	B6	C8	185	87	[2]	PU; Z	I/O	<b>PIO0_4</b> — General-purpose digital input/output pin. In boundary scan mode: TMS (Test Mode Select). <b>Remark:</b> The state of this pin at Reset in conjunction with PIO0_5 and PIO0_6 will determine the boot source for the part or if ISP handler is invoked. See the Boot Process chapter in UM11060 for more details.
								<b>CAN0_RD</b> — Receiver input for CAN 0.
								<b>FC4_SCK</b> — Flexcomm 4: USART or SPI clock.
								<b>CT3_CAP0</b> — Capture input 0 to Timer 3.
								<b>SCT0_GPI4</b> — Pin input 4 to SCTimer/PWM.
								R — Reserved.
								<b>EMC_D[2]</b> — External Memory interface data [2].
								<b>ENET_MDC</b> — Ethernet management data clock.
PIO0_5/ TDI	A5	E7	189	89	[2]	PU; Z	I/O	<b>PIO0_5</b> — General-purpose digital input/output pin. In boundary scan mode: TDI (Test Data In). <b>Remark:</b> The state of this pin at Reset in conjunction with PIO0_4 and PIO0_6 will determine the boot source for the part or if ISP handler is invoked. See the Boot Process chapter in UM11060 for more details.
								<b>CAN0_TD</b> — Transmitter output for CAN 0.
								<b>FC4_RXD_SDA_MOSI</b> — Flexcomm 4: USART receiver, I2C data I/O, SPI master-out/slave-in data.
								<b>CT3_MAT0</b> — Match output 0 from Timer 3.
								<b>SCT0_GPI5</b> — Pin input 5 to SCTimer/PWM.
								R — Reserved.
								<b>EMC_D[3]</b> — External Memory interface data [3].
								<b>ENET_MDIO</b> — Ethernet management data I/O.

Table 4. Pin description ...continued

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state[1][9]	Type	Description
PIO0_6/ TDO	A4	A5	191	90	[2]	PU; Z	I/O	<b>PIO0_6</b> — General-purpose digital input/output pin. In boundary scan mode: TDO (Test Data Out). <b>Remark:</b> The state of this pin at Reset in conjunction with PIO0_4 and PIO0_5 will determine the boot source for the part or if ISP handler is invoked. See the Boot Process chapter in UM11060 for more details.
								I/O <b>FC3_SCK</b> — Flexcomm 3: USART or SPI clock.
								I <b>CT3_CAP1</b> — Capture input 1 to Timer 3.
								O <b>CT4_MAT0</b> — Match output 0 from Timer 4.
								I <b>SCT0_GPI6</b> — Pin input 6 to SCTimer/PWM.
								R — Reserved.
								I/O <b>EMC_D[4]</b> — External Memory interface data [4].
								I <b>ENET_RX_DV</b> — Ethernet receive data valid.
PIO0_7	F9	H12	125	61	[2]	PU; Z	I/O	<b>PIO0_7</b> — General-purpose digital input/output pin.
								I/O <b>FC3_RTS_SCL_SSEL1</b> — Flexcomm 3: USART request-to-send, I2C clock, SPI slave select 1.
								O <b>SD_CLK</b> — SD/MMC clock.
								I/O <b>FC5_SCK</b> — Flexcomm 5: USART or SPI clock.
								I/O <b>FC1_SCK</b> — Flexcomm 1: USART or SPI clock.
								O <b>PDM1_CLK</b> — Clock for PDM interface 1, for digital microphone.
								I/O <b>EMC_D[5]</b> — External Memory interface data [5].
								I <b>ENET_RX_CLK</b> — Ethernet Receive Clock (MII interface) or Ethernet Reference Clock (RMII interface).
PIO0_8	E9	H10	133	64	[2]	PU; Z	I/O	<b>PIO0_8</b> — General-purpose digital input/output pin.
								I/O <b>FC3_SSEL3</b> — Flexcomm 3: SPI slave select 3.
								I/O <b>SD_CMD</b> — SD/MMC card command I/O.
								I/O <b>FC5_RXD_SDA_MOSI</b> — Flexcomm 5: USART receiver, I2C data I/O, SPI master-out/slave-in data.
								O <b>SWO</b> — Serial Wire Debug trace output.
								I <b>PDM1_DATA</b> — Data for PDM interface 1 (digital microphone).
								I/O <b>EMC_D[6]</b> — External Memory interface data [6].

Table 4. Pin description ...continued

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state <sup>[1]</sup> <sup>[9]</sup>	Type	Description
PIO0_22	B8	B12	163	80	[2][8]	PU; Z	I/O	<b>PIO0_22</b> — General-purpose digital input/output pin.
							I/O	<b>FC6_RXD_SCL_MISO_WS</b> — Flexcomm 6: USART transmitter, I2C clock, SPI master-in/slave-out data I/O, I2S word-select/frame.
							I	<b>UTICK_CAP1</b> — Micro-tick timer capture input 1.
							I	<b>CT3_CAP3</b> — Capture input 3 to Timer 3.
							O	<b>SCT0_OUT3</b> — SCTimer/PWM output 3.
							R	Reserved.
							R	Reserved.
							I	<b>USB0_VBUS</b> — Monitors the presence of USB0 bus power.
PIO0_23/ ADC0_11	K5	N7	71	35	[4]	PU; Z	I/O; AI	<b>PIO0_23/ADC0_11</b> — General-purpose digital input/output pin. ADC input channel 11 if the DIGIMODE bit is set to 0 in the IOC register for this pin.
							I/O	<b>MCLK</b> — MCLK input or output for I2S and/or digital microphone.
							O	<b>CT1_MAT2</b> — Match output 2 from Timer 1.
							O	<b>CT3_MAT3</b> — Match output 3 from Timer 3.
							O	<b>SCT0_OUT4</b> — SCTimer/PWM output 4.
							I/O	<b>FC0_CTS_SDA_SSEL0</b> — Flexcomm 0: USART clear-to-send, I2C data I/O, SPI slave select 0.
							I/O	<b>SPIFI_CS0</b> — SPI Flash Interface chip select (active low).
							I/O	<b>PIO0_24</b> — General-purpose digital input/output pin.
PIO0_24	J5	M7	76	38	[2]	PU; Z	I/O	<b>FC0_RXD_SDA_MOSI</b> — Flexcomm 0: USART receiver, I2C data I/O, SPI master-out/slave-in data.
							I/O	<b>SD_D[0]</b> — SD/MMC data 0.
							I	<b>CT2_CAP0</b> — Capture input 0 to Timer 2.
							I	<b>SCT0_GPIO</b> — Pin input 0 to SCTimer/PWM.
							R	Reserved.
							I/O	<b>SPIFI_IO0</b> — Data bit 0 for the SPI Flash Interface.
							I/O	<b>PIO0_25</b> — General-purpose digital input/output pin.
PIO0_25	J6	K8	83	40	[2]	PU; Z	I/O	<b>FC0_TXD_SCL_MISO</b> — Flexcomm 0: USART transmitter, I2C clock, SPI master-in/slave-out data.
							I/O	<b>SD_D[1]</b> — SD/MMC data 1.
							I	<b>CT2_CAP1</b> — Capture input 1 to Timer 2.
							I	<b>SCT0_GPIO1</b> — Pin input 1 to SCTimer/PWM.
							R	Reserved.
							I/O	<b>SPIFI_IO1</b> — Data bit 1 for the SPI Flash Interface.

Table 4. Pin description ...continued

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state <sup>[1]</sup> <sup>[9]</sup>	Type	Description
PIO1_12	F8	K9	128	62	[2]	PU; Z	I/O	<b>PIO1_12</b> — General-purpose digital input/output pin.
							I	<b>ENET_RXD0</b> — Ethernet receive data 0.
							I/O	<b>FC6_SCK</b> — Flexcomm 6: USART, SPI, or I2S clock.
							O	<b>CT1_MAT1</b> — Match output 1 from Timer 1.
							O	<b>USB0_PORTPWRN</b> — USB0 VBUS drive indicator (Indicates VBUS must be driven).
							O	<b>EMC_DYCSN[0]</b> — External Memory interface SDRAM chip select 0 (active low).
PIO1_13	D10	G10	139	66	[2]	PU; Z	I/O	<b>PIO1_13</b> — General-purpose digital input/output pin.
							I	<b>ENET_RXD1</b> — Ethernet receive data 1.
							I/O	<b>FC6_RXD_SDA_MOSI_DATA</b> — Flexcomm 6: USART receiver, I2C data I/O, SPI master-out/slave-in data, I2S data I/O.
							I	<b>CT1_CAP2</b> — Capture 2 input to Timer 1.
							I	<b>USB0_OVERCURRENTN</b> — USB0 bus overcurrent indicator (active low).
							O	<b>USB0_FRAME</b> — USB0 frame toggle signal.
							O	<b>EMC_DQM[0]</b> — External memory interface data mask 0.
PIO1_14	A9	C12	160	78	[2]	PU; Z	I/O	<b>PIO1_14</b> — General-purpose digital input/output pin.
							I	<b>ENET_RX_DV</b> — Ethernet receive data valid.
							I	<b>UTICK_CAP2</b> — Micro-tick timer capture input 2.
							O	<b>CT1_MAT2</b> — Match output 2 from Timer 1.
							I/O	<b>FC5_CTS_SDA_SSEL0</b> — Flexcomm 5: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							O	<b>USB0_LEDN</b> — USB0-configured LED indicator (active low).
							O	<b>EMC_DQM[1]</b> — External memory interface data mask 0.
PIO1_15	C7	A11	176	84	[2]	PU; Z	I/O	<b>PIO1_15</b> — General-purpose digital input/output pin.
							I	<b>ENET_RX_CLK</b> — Ethernet Receive Clock (MII interface) or Ethernet Reference Clock (RMII interface).
							I	<b>UTICK_CAP3</b> — Micro-tick timer capture input 3.
							I	<b>CT1_CAP3</b> — Capture 3 input to Timer 1.
							I/O	<b>FC5 RTS_SCL_SSEL1</b> — Flexcomm 5: USART request-to-send, I2C clock, SPI slave select 1.
							I/O	<b>FC4 RTS_SCL_SSEL1</b> — Flexcomm 4: USART request-to-send, I2C clock, SPI slave select 1.
							O	<b>EMC_CKE[0]</b> — External memory interface SDRAM clock enable 0.

Table 4. Pin description ...continued

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state[1][9]	Type	Description
PIO1_24	G8	N14	111	57	[2]	PU; Z	I/O	<b>PIO1_24</b> — General-purpose digital input/output pin.
							I/O	<b>FC2_RXD_SDA_MOSI</b> — Flexcomm 2: USART receiver, I2C data I/O, SPI master-out/slave-in data.
							O	<b>SCT0_OUT1</b> — SCTimer/PWM output 1.
							R	Reserved.
							R	Reserved.
							I/O	<b>FC3_SSEL3</b> — Flexcomm 3: SPI slave select 3.
PIO1_25	G10	M12	119	59	[2]	PU; Z	I/O	<b>PIO1_25</b> — General-purpose digital input/output pin.
							I/O	<b>FC2_TXD_SCL_MISO</b> — Flexcomm 2: USART transmitter, I2C clock, SPI master-in/slave-out data.
							O	<b>SCT0_OUT2</b> — SCTimer/PWM output 2.
							R	Reserved.
							I	<b>UTICK_CAP0</b> — Micro-tick timer capture input 0.
							R	Reserved.
PIO1_26	E8	J10	131	63	[2]	PU; Z	I/O	<b>PIO1_26</b> — General-purpose digital input/output pin.
							I/O	<b>FC2_CTS_SDA_SSEL0</b> — Flexcomm 2: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							O	<b>SCT0_OUT3</b> — SCTimer/PWM output 3.
							I	<b>CT0_CAP3</b> — Capture 3 input to Timer 0.
							I	<b>UTICK_CAP1</b> — Micro-tick timer capture input 1.
							R	Reserved.
PIO1_27	D8	F10	142	68	[2]	PU; Z	I/O	<b>PIO1_27</b> — General-purpose digital input/output pin.
							I/O	<b>FC2 RTS_SCL_SSEL1</b> — Flexcomm 2: USART request-to-send, I2C clock, SPI slave select 1.
							I/O	<b>SD_D[4]</b> — SD/MMC data 4.
							O	<b>CT0_MAT3</b> — Match output 3 from Timer 0.
							O	<b>CLKOUT</b> — Output of the CLKOUT function.
							R	Reserved.
							O	<b>EMC_A[9]</b> — External memory interface address 9.

Table 4. Pin description ...continued

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state <sup>[1]</sup> <sup>[9]</sup>	Type	Description
PIO3_29	-	L13	112	-	[2]	PU; Z	I/O	<b>PIO3_29</b> — General-purpose digital input/output pin.
							R	— Reserved.
							O	<b>SCT0_OUT3</b> — SCTimer/PWM output 3.
							I/O	<b>FC4 RTS_SCL_SSEL1</b> — Flexcomm 4: USART request-to-send, I2C clock, SPI slave select 1.
							R	— Reserved.
							R	— Reserved.
							O	<b>EMC_A[18]</b> — External memory interface address 18.
PIO3_30	-	K13	116	-	[2]	PU; Z	I/O	<b>PIO3_30</b> — General-purpose digital input/output pin.
							I/O	<b>FC9_CTS_SDA_SSEL0</b> — Flexcomm 9: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							O	<b>SCT0_OUT4</b> — SCTimer/PWM output 4.
							I/O	<b>FC4_SSEL2</b> — Flexcomm 4: SPI slave select 2.
							R	— Reserved.
							R	— Reserved.
							O	<b>EMC_A[19]</b> — External memory interface address 19.
PIO3_31	-	J14	123	-	[2]	PU; Z	I/O	<b>PIO3_31</b> — General-purpose digital input/output pin.
							I/O	<b>FC9_RTS_SCL_SSEL1</b> — Flexcomm 9: USART request-to-send, I2C clock, SPI slave select 1.
							O	<b>SCT0_OUT5</b> — SCTimer/PWM output 5.
							O	<b>CT4_MAT2</b> — Match output 2 from Timer 4.
							R	— Reserved.
							I	<b>SCT0_GPIO</b> — Pin input 0 to SCTimer/PWM.
							O	<b>EMC_A[20]</b> — External memory interface address 20.
PIO4_0	-	H13	127	-	[2]	PU; Z	I/O	<b>PIO4_0</b> — General-purpose digital input/output pin.
							R	— Reserved.
							I/O	<b>FC6_CTS_SDA_SSEL0</b> — Flexcomm 6: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							I	<b>CT4_CAP1</b> — Capture input 4 to Timer 1.
							R	— Reserved.
							I	<b>SCT0_GPIO1</b> — Pin input 1 to SCTimer/PWM.
							O	<b>EMC_CS[1]</b> — External memory interface static chip select 1(active low).

Table 8 shows the peripheral configuration in reduced power modes.

**Table 8. Peripheral configuration in reduced power modes**

Peripheral	Reduced power mode		
	Sleep	Deep-sleep	Deep power-down
FRO	Software configured	Software configured	Off
BOD	Software configured	Software configured	Off
PLL	Software configured	Off	Off
Watchdog osc and WWDT	Software configured	Software configured	Off
Micro-tick Timer	Software configured	Software configured	Off
DMA	Active	Configurable some for operations.	Off
USART	Software configured	Off; but can create a wake-up interrupt in synchronous slave mode or 32 kHz clock mode	Off
SPI	Software configured	Off; but can create a wake-up interrupt in slave mode	Off
I2C	Software configured	Off; but can create a wake-up interrupt in slave mode	Off
USB0	Software configured	Software configured	Off
USB1	Software configured	Software configured	Off
Ethernet	Software configured	Off	Off
DMIC	Software configured	Software configured	Off
Other digital peripherals	Software configured	Off	Off
RTC oscillator	Software configured	Software configured	Software configured

- Supports DMA access.
- Provides XIP (execute in place) feature to execute code directly from serial flash.

### 7.14.5 CAN Flexible Data (CAN FD) interface

The LPC540xx contains two CAN FD interfaces, CAN FD 1 and CAN FD 2.

#### 7.14.5.1 Features

- Conforms with CAN protocol version 2.0 part A, B and ISO 11898-1.
- CAN FD with up to 64 data bytes supported.
- CAN Error Logging.
- AUTOSAR support.
- SAE J1939 support.
- Improved acceptance filtering.

### 7.14.6 DMIC subsystem

#### 7.14.6.1 Features

- Pulse-Density Modulation (PDM) data input for left and/or right channels on 1 or 2 buses.
- Flexible decimation.
- 16 entry FIFO for each channel.
- DC blocking or unaltered DC bias can be selected.
- Data can be transferred using DMA from deep-sleep mode without waking up the CPU, then automatically returning to deep-sleep mode.
- Data can be streamed directly to I<sup>2</sup>S on Flexcomm Interface 7.

### 7.14.7 Smart card interface

#### 7.14.7.1 Features

- Two DMA supported ISO 7816 Smart Card Interfaces.
- Both asynchronous protocols, T = 0 and T = 1 are supported.

### 7.14.8 Flexcomm Interface serial communication

#### 7.14.8.1 Features

- USART with asynchronous operation or synchronous master or slave operation.
- SPI master or slave, with up to 4 slave selects.
- I<sup>2</sup>C, including separate master, slave, and monitor functions.
- Two I<sup>2</sup>S functions using Flexcomm Interface 6 and Flexcomm Interface 7.
- Data for USART, SPI, and I<sup>2</sup>S traffic uses the Flexcomm Interface FIFO. The I<sup>2</sup>C function does not use the FIFO.

**Table 25. Dynamic characteristics: Dynamic external memory interface, read strategy bits (RD bits) = 01 [2]**

$C_L = 10 \text{ pF}$  balanced loading on all pins,  $T_{amb} = -40^\circ\text{C}$  to  $105^\circ\text{C}$ ,  $V_{DD} = 2.7 \text{ V}$  to  $3.6 \text{ V}$ . Max EMC clock =  $100 \text{ MHz}$ . Input slew =  $1 \text{ ns}$ ; SLEW set to fast-mode. Parameters sampled at the 90 % and 10 % level of the rising or falling edge. Excluding delays introduced by external device and PCB. Values based on simulation.  $t_{cmddly}$  is programmable delay value for EMC command outputs in command delayed mode;  $t_{fbddy}$  is programmable delay value for the feedback clock that controls input data sampling.

Symbol	Parameter	[1]	Min	Typ	Max	Unit
<b>For RD = 1</b>						
<b>Common to read and write cycles</b>						
$T_{cy(clk)}$	clock cycle time	[1]	10	-	-	ns
$t_{d(SV)}$	chip select valid delay time		-	-	$t_{cmddly} + 3.7$	ns
$t_{h(S)}$	chip select hold time		$t_{cmddly} + 1.7$	-	-	ns
$t_{d(RASV)}$	row address strobe valid delay time		-	-	$t_{cmddly} + 4.1$	ns
$t_{h(RAS)}$	row address strobe hold time		$t_{cmddly} + 1.8$	-	-	ns
$t_{d(CASV)}$	column address strobe valid delay time		-	-	$t_{cmddly} + 4.4$	ns
$t_{h(CAS)}$	column address strobe hold time		$t_{cmddly} + 1.9$	-	-	ns
$t_{d(WV)}$	write valid delay time		-	-	$t_{cmddly} + 5.1$	ns
$t_{h(W)}$	write hold time		$t_{cmddly} + 2.4$	-	-	ns
$t_{d(AV)}$	address valid delay time		-	-	$t_{cmddly} + 4.8$	ns
$t_{h(A)}$	address hold time		$t_{cmddly} + 1.7$	-	-	ns
<b>Read cycle parameters</b>						
$t_{su(D)}$	data input set-up time		0.5	-	-	ns
$t_{h(D)}$	data input hold time		2.1	-	-	ns
<b>Write cycle parameters</b>						
$t_{d(QV)}$	data output valid delay time		-	-	8.1	ns
$t_{h(Q)}$	data output hold time		-1.7	-	-	ns

[1] Refers to SDRAM clock signal EMC\_CLKOUTn where n = 0 and 1.

[2] See [Table 27](#) for internal programmable delay.


**Table 26. Dynamic characteristics: Dynamic external memory interface, read strategy bits (RD bits) = 01 [2]**

$C_L = 20 \text{ pF}$  balanced loading on all pins,  $T_{amb} = -40^\circ\text{C}$  to  $105^\circ\text{C}$ ,  $V_{DD} = 2.7 \text{ V}$  to  $3.6 \text{ V}$ . Max EMC clock =  $100 \text{ MHz}$ . Input slew =  $1 \text{ ns}$ ; SLEW set to fast-mode. Parameters sampled at the 90 % and 10 % level of the rising or falling edge. Excluding delays introduced by external device and PCB. Values based on simulation.  $t_{cmddly}$  is programmable delay value for EMC command outputs in command delayed mode;  $t_{fbddy}$  is programmable delay value for the feedback clock that controls input data sampling.

Symbol	Parameter	[1]	Min	Typ	Max	Unit
<b>For RD = 1</b>						
<b>Common to read and write cycles</b>						
$T_{cy(clk)}$	clock cycle time	[1]	10	-	-	ns
$t_{d(SV)}$	chip select valid delay time		-	-	$t_{cmddly} + 4.9$	ns
$t_{h(S)}$	chip select hold time		$t_{cmddly} + 2.4$	-	-	ns
$t_{d(RASV)}$	row address strobe valid delay time		-	-	$t_{cmddly} + 5.4$	ns
$t_{h(RAS)}$	row address strobe hold time		$t_{cmddly} + 2.5$	-	-	ns
$t_{d(CASV)}$	column address strobe valid delay time		-	-	$t_{cmddly} + 5.6$	ns
$t_{h(CAS)}$	column address strobe hold time		$t_{cmddly} + 2.6$	-	-	ns
$t_{d(WV)}$	write valid delay time		-	-	$t_{cmddly} + 6.3$	ns
$t_{h(W)}$	write hold time		$t_{cmddly} + 3.1$	-	-	ns
$t_{d(AV)}$	address valid delay time		-	-	$t_{cmddly} + 6.1$	ns
$t_{h(A)}$	address hold time		$t_{cmddly} + 2.4$	-	-	ns
<b>Read cycle parameters</b>						
$t_{su(D)}$	data input set-up time		0.5	-	-	ns
$t_{h(D)}$	data input hold time		2.1	-	-	ns
<b>Write cycle parameters</b>						
$t_{d(QV)}$	data output valid delay time		-	-	9.3	ns
$t_{h(Q)}$	data output hold time		-2.4	-	-	ns


[1] Refers to SDRAM clock signal EMC\_CLKOUTn where n = 0 and 1.

[2] See [Table 27](#) for internal programmable delay.



aaa-024988

**Fig 26. Dynamic external memory interface signal timing**



aaa-014970

**Fig 31. SPI slave timing**

## 11.15 SPIFI


The actual SPIFI bit rate depends on the delays introduced by the external trace, the external device, system clock (CCLK), and capacitive loading. Excluding delays introduced by external device and PCB, the maximum supported bit rate for SPIFI mode is 100 Mbit/s.

**Table 42. Dynamic characteristics: SPIFI<sup>[1]</sup>**

$T_{amb} = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ;  $V_{DD} = 1.71\text{ V}$  to  $3.6\text{ V}$ ;  $C_L = 30\text{ pF}$  balanced loading on all pins; Input slew = 1 ns, SLEW set to standard mode for all pins; Parameters sampled at the 50 % level of the rising or falling edge.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>SPIFI 1.71 V ≤ VDD ≤ 2.7 V</b>						
$t_{DS}$	data set-up time	CCLK ≤ 100 MHz	4	-	-	ns
		CCLK > 100 MHz	4	-	-	ns
$t_{DH}$	data hold time	CCLK ≤ 100 MHz	6.4	-	-	ns
		CCLK > 100 MHz	6.6	-	-	ns
$t_{V(Q)}$	data output valid time	CCLK ≤ 100 MHz	5.7	-	13.7	ns
		CCLK > 100 MHz	5.7	-	13.7	ns
<b>SPIFI 2.7 V ≤ VDD ≤ 3.6 V</b>						
$t_{DS}$	data set-up time	CCLK ≤ 100 MHz	4	-	-	ns
		CCLK > 100 MHz	4	-	-	ns
$t_{DH}$	data hold time	CCLK ≤ 100 MHz	3.5	-	-	ns
		CCLK > 100 MHz	3.6	-	-	ns
$t_{V(Q)}$	data output valid time	CCLK ≤ 100 MHz	3.3	-	11.5	ns
		CCLK > 100 MHz	3.3	-	11.5	ns

[1] Based on simulation; not tested in production.



## 11.16 DMIC subsystem

**Table 43. Dynamic characteristics<sup>[1]</sup>**

$T_{amb} = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ;  $V_{DD} = 2.7\text{ V}$  to  $3.6\text{ V}$ ;  $C_L = 30\text{ pF}$  balanced loading on all pins; Input slew = 1 ns, SLEW set to standard mode for all pins; Bypass bit = 0; Parameters sampled at the 90 % and 10 % level of the rising or falling edge.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{DS}$	data set-up time	CCLK $\leq 100\text{ MHz}$	14.3	-	-	ns
		CCLK $> 100\text{ MHz}$	14.3	-	-	ns
$t_{DH}$	data hold time	CCLK $\leq 100\text{ MHz}$	0	-	-	ns
		CCLK $> 100\text{ MHz}$	0	-	-	ns

[1] Based on simulated values.




Fig 35. DMIC timing diagram

## 11.17 Smart card interface

**Table 44. Dynamic characteristics<sup>[1]</sup>**

$T_{amb} = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ;  $V_{DD} = 1.71\text{ V}$  to  $3.6\text{ V}$ ;  $C_L = 30\text{ pF}$  balanced loading on all pins; Input slew = 1 ns, SLEW setting = standard mode for all pins; Parameters sampled at the 90 % and 10 % level of the rising or falling edge.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b><math>2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}</math></b>						
$t_{DS}$	data set-up time	CCLK $\leq 100\text{ MHz}$	2.1	-	-	ns
		CCLK $> 100\text{ MHz}$	2.1	-	-	ns
$t_{DH}$	data hold time	CCLK $\leq 100\text{ MHz}$	0	-	-	ns
		CCLK $> 100\text{ MHz}$	0	-	-	ns
$t_{V(Q)}$	data output valid time	CCLK $\leq 100\text{ MHz}$	11.0	-	22.5	ns
		CCLK $> 100\text{ MHz}$	11.0	-	22.5	ns

[1] Based on simulated values.  $V_{DD} = 2.7\text{ V}$  -  $3.6\text{ V}$ .

## 11.18 USART interface


The actual USART bit rate depends on the delays introduced by the external trace, the external device, system clock (CCLK), and capacitive loading. Excluding delays introduced by external device and PCB, the maximum supported bit rate for USART master synchronous mode is 24 Mbit/s, and the maximum supported bit rate for USART slave synchronous mode is 12.5 Mbit/s.

**Table 45. USART dynamic characteristics<sup>[1]</sup>**

$T_{amb} = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ;  $V_{DD} = 1.71\text{ V}$  to  $3.6\text{ V}$ ;  $C_L = 30\text{ pF}$  balanced loading on all pins; Input slew = 1 ns, SLEW setting = standard mode for all pins; Parameters sampled at the 50 % level of the rising or falling edge.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>USART master (in synchronous mode) <math>1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}</math></b>						
$t_{su(D)}$	data input set-up time	CCLK $\leq 100\text{ MHz}$	21.2	-	-	ns
		CCLK $> 100\text{ MHz}$	19.7	-	-	ns
$t_{h(D)}$	data input hold time	CCLK $\leq 100\text{ MHz}$	0	-	-	ns
		CCLK $> 100\text{ MHz}$	0	-	-	ns
$t_{v(Q)}$	data output valid time	CCLK $\leq 100\text{ MHz}$	0	-	4.9	ns
		CCLK $> 100\text{ MHz}$	0	-	4.5	ns
<b>USART slave (in synchronous mode) <math>1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}</math></b>						
$t_{su(D)}$	data input set-up time	CCLK $\leq 100\text{ MHz}$	1.7	-	-	ns
		CCLK $> 100\text{ MHz}$	1.5	-	-	ns
$t_{h(D)}$	data input hold time	CCLK $\leq 100\text{ MHz}$	1.2	-	-	ns
		CCLK $> 100\text{ MHz}$	1.4	-	-	ns
$t_{v(Q)}$	data output valid time	CCLK $\leq 100\text{ MHz}$	20.2	-	39.5	ns
		CCLK $> 100\text{ MHz}$	19.3	-	37.7	ns
<b>USART master (in synchronous mode) <math>2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}</math></b>						
$t_{su(D)}$	data input set-up time	CCLK $\leq 100\text{ MHz}$	20.5	-	-	ns
		CCLK $> 100\text{ MHz}$	18.9	-	-	ns
$t_{h(D)}$	data input hold time	CCLK $\leq 100\text{ MHz}$	0	-	-	ns
		CCLK $> 100\text{ MHz}$	0	-	-	ns
$t_{v(Q)}$	data output valid time	CCLK $\leq 100\text{ MHz}$	1.5	-	3.6	ns
		CCLK $> 100\text{ MHz}$	1.3	-	3.2	ns
<b>USART slave (in synchronous mode) <math>2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}</math></b>						
$t_{su(D)}$	data input set-up time	CCLK $\leq 100\text{ MHz}$	1.2	-	-	ns
		CCLK $> 100\text{ MHz}$	1	-	-	ns
$t_{h(D)}$	data input hold time	CCLK $\leq 100\text{ MHz}$	0	-	-	ns
		CCLK $> 100\text{ MHz}$	0	-	-	ns
$t_{v(Q)}$	data output valid time	CCLK $\leq 100\text{ MHz}$	15.2	-	26.1	ns
		CCLK $> 100\text{ MHz}$	14.3	-	24.2	ns

[1] Based on characterization; not tested in production.



### 12.3 Temperature sensor

**Table 54. Temperature sensor static and dynamic characteristics**  
 $V_{DD} = V_{DDA} = 1.71 \text{ V to } 3.6 \text{ V}$

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$\Delta T_{\text{sen}}$	sensor temperature accuracy	$T_{\text{amb}} = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}$	[1]	-		2.56	$^{\circ}\text{C}$
$E_L$	linearity error	$T_{\text{amb}} = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}$		-	-	2.56	$^{\circ}\text{C}$
$t_{\text{s(pu)}}$	power-up settling time	to 99% of temperature sensor output value	[2]	-	10.0	15.0	$\mu\text{s}$


[1] Absolute temperature accuracy.

[2] Based on simulation.

## 14. Package outline

LQFP208; plastic low profile quad flat package; 208 leads; body 28 x 28 x 1.4 mm

SOT459-1



**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>D</sub>	H <sub>E</sub>	L	L <sub>p</sub>	v	w	y	Z <sub>D</sub>	Z <sub>E</sub>	θ
mm	1.6 0.05	0.15 1.35	1.45 0.25	0.25	0.27 0.17	0.20 0.09	28.1 27.9	28.1 27.9	0.5	30.15 29.85	30.15 29.85	1	0.75 0.45	0.12	0.08	0.08 1.08	1.43 1.08	1.43 1.08	7° 0°

**Note**

- Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT459-1	136E30	MS-026				-00-02-06-03-02-20

Fig 51. LQFP208 package

TFBGA100: plastic thin fine-pitch ball grid array package; 100 balls; body 9 x 9 x 0.7 mm

SOT926-1




Fig 54. TFBGA100 package