



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, MMC/SD/SDIO, SmartCard, SPI, SPIFI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LCD, POR, PWM, WDT
Number of I/O	171
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	360K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-LQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc54018jbd208e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4. Marking





The LPC540xx TFBGA180 and TFBGA100 packages have the following top-side marking:

- First line: LPC540xxJ
- Second line: ET180 or ET100
- Third line: xxxxxxxxxxxx
- Fourth line: xxxyywwx[R]x
 - yyww: Date code with yy = year and ww = week.
 - xR = boot code version and device revision.

The LPC540xx LQFP208 and LQFP100 packages have the following top-side marking:

- First line: LPC540xxJ
- Second line: BD208 or BD100
- Third line: xxxxxxxxxxxx
- Fourth line: xxxyywwx[R]x
 - yyww: Date code with yy = year and ww = week.
 - xR = Boot code version and device revision.

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state ^[1] ^[9]	Type	Description
PIO0_12/ ADC0_2	J2	M3	52	25	<u>[4]</u>	PU; Z	I/O; AI	PIO0_12/ADC0_2 — General-purpose digital input/output pin. ADC input channel 2 if the DIGIMODE bit is set to 0 in the IOCON register for this pin.
							I/O	FC3_TXD_SCL_MISO — Flexcomm 3: USART transmitter, I2C clock, SPI master-in/slave-out data.
								R — Reserved.
							I	FREQME_GPIO_CLK_B — Frequency Measure pin clock input B.
							I	SCT0_GPI7 — Pin input 7 to SCTimer/PWM.
								R — Reserved.
							I/O	SWDIO — Serial Wire Debug I/O. This is the default function after booting.
PIO0_13	C10	F11	141	67	[3]	Z	I/O	PIO0_13 — General-purpose digital input/output pin.
								Remark: In ISP mode, this pin is set to the Flexcomm 1 I2C SDA function.
							I/O	FC1_CTS_SDA_SSEL0 — Flexcomm 1: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							I	UTICK_CAP0 — Micro-tick timer capture input 0.
							I	CT0_CAP0 — Capture input 0 to Timer 0.
							I	SCT0_GPI0 — Pin input 0 to SCTimer/PWM.
								R — Reserved.
								R — Reserved.
							I	ENET_RXD0 — Ethernet receive data 0.
PIO0_14	D9	E13	144	69	[3]	Z	I/O	PIO0_14 — General-purpose digital input/output pin.
								Remark: In ISP mode, this pin is set to the Flexcomm 1 I2C SCL function.
							I/O	FC1_RTS_SCL_SSEL1 — Flexcomm 1: USART request-to-send, I2C clock, SPI slave select 1.
							I	UTICK_CAP1 — Micro-tick timer capture input 1.
							I	CT0_CAP1 — Capture input 1 to Timer 0.
							I	SCT0_GPI1 — Pin input 1 to SCTimer/PWM.
								R — Reserved.
								R — Reserved.
							I	ENET_RXD1 — Ethernet receive data 1.

LPC540xx

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state ^[1] ^[9]	Type	Description
PIO1_8	H5	P8	72	36	[2]	– PU; Z	I/O	PIO1_8 — General-purpose digital input/output pin.
							I/O	FC0_CTS_SDA_SSEL0 — Flexcomm 0: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							0	SD_CLK — SD/MMC clock.
								R — Reserved.
							0	SCT0_OUT1 — SCTimer/PWM output 1.
							I/O	FC4_SSEL2 — Flexcomm 4: SPI slave select 2.
							0	EMC_A[7] — External memory interface address 7.
PIO1_9	K7	K6	78	39	[2]	PU; Z	I/O	PIO1_9 — General-purpose digital input/output pin.
							0	ENET_TXD0 — Ethernet transmit data 0.
							I/O	FC1_SCK — Flexcomm 1: USART or SPI clock.
							Ι	CT1_CAP0 — Capture 0 input to Timer 1.
							0	SCT0_OUT2 — SCTimer/PWM output 2.
						I/O FC4_CTS_SE clear-to-send,		FC4_CTS_SDA_SSEL0 — Flexcomm 4: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							0	EMC_CASN — External memory interface column access strobe (active low).
PIO1_10	H6	N9	84	41	[2]	PU; Z	I/O	PIO1_10 — General-purpose digital input/output pin.
							0	ENET_TXD1 — Ethernet transmit data 1.
							I/O	FC1_RXD_SDA_MOSI — Flexcomm 1: USART receiver, I2C data I/O, SPI master-out/slave-in data.
							0	CT1_MAT0 — Match output 0 from Timer 1.
							0	SCT0_OUT3 — SCTimer/PWM output 3.
								R — Reserved.
							0	EMC_RASN — External memory interface row address strobe (active low).
PIO1_11	B4	B4	198	94	[2][8]	PU; Z	I/O	PIO1_11 — General-purpose digital input/output pin.
							0	ENET_TX_EN — Ethernet transmit enable (RMII/MII interface).
							I/O	FC1_TXD_SCL_MISO — Flexcomm 1: USART transmitter, I2C clock, SPI master-in/slave-out data.
							Ι	CT1_CAP1 — Capture 1 input to Timer 1.
							I	USB0_VBUS — Monitors the presence of USB0 bus power.
								R — Reserved.
							0	EMC_CLK[0] — External memory interface clock 0.

LPC540xx

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state ^[1] ^[9]	Type	Description
PIO1_28	A10	E12	151	73	[2]	PU; Z	I/O	PIO1_28 — General-purpose digital input/output pin.
							I/O	FC7_SCK — Flexcomm 7: USART, SPI, or I2S clock.
							I/O	SD_D[5] — SD/MMC data 5.
							I	CT0_CAP2 — Capture 2 input to Timer 0.
								R — Reserved.
								R — Reserved.
							I/O	EMC_D[12] — External Memory interface data [12].
PIO1_29	A8	C11	165	81	[2][8]	PU; Z	I/O	PIO1_29 — General-purpose digital input/output pin.
							I/O	FC7_RXD_SDA_MOSI_DATA — Flexcomm 7: USART receiver, I2C data I/O, SPI master-out/slave-in data, I2S data I/O.
							I/O	SD_D[6] — SD/MMC data 6.
							I	SCT0_GPI6 — Pin input 6 to SCTimer/PWM.
							0	USB1_PORTPWRN — USB1 VBUS drive indicator (Indicates VBUS must be driven).
							0	USB1_FRAME — USB1 frame toggle signal.
							I/O	EMC_D[13] — External Memory interface data [13].
PIO1_30	C6	A8	182	86	[2]	PU; Z	I/O	PIO1_30 — General-purpose digital input/output pin.
							I/O	FC7_TXD_SCL_MISO_WS — Flexcomm 7: USART transmitter, I2C clock, SPI master-in/slave-out data I/O, I2S word-select/frame.
							I/O	SD_D[7] — SD/MMC data 7.
							I	SCT0_GPI7 — Pin input 7 to SCTimer/PWM.
							I	USB1_OVERCURRENTN — USB1 bus overcurrent indicator (active low).
							0	USB1_LEDN — USB1-configured LED indicator (active low).
							I/O	EMC_D[14] — External Memory interface data [14].
PIO1_31	A3	C5	195	92	[2]	PU; Z	I/O	PIO1_31 — General-purpose digital input/output pin.
							I/O	MCLK — MCLK input or output for I2S and/or digital microphone.
								R — Reserved.
							0	CT0_MAT2 — Match output 2 from Timer 0.
							0	SCT0_OUT6 — SCTimer/PWM output 6.
							I/O	FC8_CTS_SDA_SSEL0 — Flexcomm 8: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							I/O	EMC_D[15] — External Memory interface data [15].

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state[1] [9]	Type	Description
PIO3_13	-	H4	75	-	[2]	PU; Z	I/O	PIO3_13 — General-purpose digital input/output pin.
							0	SCT0_OUT9 — SCTimer/PWM output 9.
							I/O	FC9_CTS_SDA_SSEL0 — Flexcomm 9: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							I	CT3_CAP1 — Capture input 1 to Timer 3.
								R — Reserved.
								R — Reserved.
							I	EMC_FBCK — External memory interface feedback clock.
							0	TRACEDATA[1] — Trace data bit 1.
PIO3_14	-	E3	13	-	[2]	PU; Z	I/O	PIO3_14 — General-purpose digital input/output pin.
							0	SCT0_OUT4 — SCTimer/PWM output 4.
							I/O	FC9_RTS_SCL_SSEL1 — Flexcomm 9: USART request-to-send, I2C clock, SPI slave select 1.
							0	CT3_MAT1 — Match output 1 from Timer 3.
								R — Reserved.
								R — Reserved.
								R — Reserved.
							0	TRACEDATA[2] — Trace data bit 2.
PIO3_15	-	D2	11	-	[2]	PU; Z	I/O	PIO3_15 — General-purpose digital input/output pin.
							I/O	FC8_SCK — Flexcomm 8: USART or SPI clock.
							I	SD_WR_PRT — SD/MMC write protect.
PIO3_16	-	E1	19	-	[2]	PU; Z	I/O	PIO3_16 — General-purpose digital input/output pin.
							I/O	FC8_RXD_SDA_MOSI — Flexcomm 8: USART receiver, I2C data I/O, SPI master-out/slave-in data.
							I/O	SD_D[4] — SD/MMC data 4.
PIO3_17	-	K1	31	-	[2]	PU; Z	I/O	PIO3_17 — General-purpose digital input/output pin.
							I/O	FC8_TXD_SCL_MISO — Flexcomm 8: USART transmitter, I2C clock, SPI master-in/slave-out data.
							I/O	SD_D[5] — SD/MMC data 5.
PIO3_18	-	M6	68	-	[2]	PU; Z	I/O	PIO3_18 — General-purpose digital input/output pin.
							I/O	FC8_CTS_SDA_SSEL0 — Flexcomm 8: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							I/O	SD_D[6] — SD/MMC data 6.
							0	CT4_MAT0 — Match output 0 from Timer 4.
							0	CAN0_TD — Transmitter output for CAN 0.
							0	SCT0_OUT5 — SCTimer/PWM output 5.

Table 4.	Pin description	continued
----------	-----------------	-----------

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state[1] [9]	Type	Description
PIO3_19	-	J3	44	-	[2]	PU; Z	I/O	PIO3_19 — General-purpose digital input/output pin.
							I/O	FC8_RTS_SCL_SSEL1 — Flexcomm 8: USART request-to-send, I2C clock, SPI slave select 1.
							I/O	SD_D[7] — SD/MMC data 7.
							0	CT4_MAT1 — Match output 1 from Timer 4.
							I	CAN0_RD — Receiver input for CAN 0.
							0	SCT0_OUT6 — SCTimer/PWM output 6.
PIO3_20	-	N2	46	-	[2]	PU; Z	I/O	PIO3_20 — General-purpose digital input/output pin.
							I/O	FC9_SCK — Flexcomm 9: USART or SPI clock.
							I	SD_CARD_INT_N —
							0	CLKOUT — Output of the CLKOUT function.
								R — Reserved.
							0	SCT0_OUT7 — SCTimer/PWM output 7.
PIO3_21/ ADC0_9	-	P5	61	-	<u>[4]</u>	PU; Z	I/O; AI	PIO3_21/ADC0_9 — General-purpose digital input/output pin. ADC input channel 9 if the DIGIMODE bit is set to 0 in the IOCON register for this pin.
							I/O	FC9_RXD_SDA_MOSI — Flexcomm 9: USART receiver, I2C data I/O, SPI master-out/slave-in data.
							0	SD_BACKEND_PWR — SD/MMC back-end power supply for embedded device.
							0	CT4_MAT3 — Match output 3 from Timer 4.
							I	UTICK_CAP2 — Micro-tick timer capture input 2.
PIO3_22/ ADC0_10	-	N5	62	-	<u>[4]</u>	PU; Z	I/O; AI	PIO3_22/ADC0_10 — General-purpose digital input/output pin. ADC input channel 10 if the DIGIMODE bit is set to 0 in the IOCON register for this pin.
							I/O	FC9_TXD_SCL_MISO — Flexcomm 9: USART transmitter, I2C clock, SPI master-in/slave-out data.
PIO3_23	-	C2	8	-	[3]	Z	I/O	PIO3_23 — General-purpose digital input/output pin.
							I/O	FC2_CTS_SDA_SSEL0 — Flexcomm 2: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
								R — Reserved.
							I	UTICK_CAP3 — Micro-tick timer capture input 3.
PIO3_24	-	E2	16	-	[3]	Z	I/O	PIO3_24 — General-purpose digital input/output pin.
							I/O	FC2_RTS_SCL_SSEL1 — Flexcomm 2: USART request-to-send, I2C clock, SPI slave select 1.
							I	CT4_CAP0 — Capture input 4 to Timer 0.
							I	USB0_VBUS — Monitors the presence of USB0 bus power.

LPC540xx

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state[1] [9]	Type	Description
PIO4_5	-	E10	154	-	[2]	PU; Z	I/O	PIO4_5 — General-purpose digital input/output pin.
								R — Reserved.
							I/O	FC9_CTS_SDA_SSEL0 — Flexcomm 9: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							I/O	FC0_CTS_SDA_SSEL0 — Flexcomm 0: USART clear-to-send, I2C data I/O, SPI Slave Select 0.
							0	CT4_MAT3 — Match output 3 from Timer 4.
							I	SCT0_GPI6 — Pin input 6 to SCTimer/PWM.
							0	EMC_CKE[2] — External memory interface SDRAM clock enable 2.
PIO4_6	-	D10	161	-	[2]	PU; Z	I/O	PIO4_6 — General-purpose digital input/output pin.
								R — Reserved.
							I/O	FC9_RTS_SCL_SSEL1 — Flexcomm 9: USART request-to-send, I2C clock, SPI slave select 1.
								R — Reserved.
								R — Reserved.
							I	SCT0_GPI7 — Pin input 7 to SCTimer/PWM.
							0	EMC_CKE[3] — External memory interface SDRAM clock enable 3.
PIO4_7	-	A14	166	-	[2][8]	PU; Z	I/O	PIO4_7 — General-purpose digital input/output pin.
								R — Reserved.
							I	CT4_CAP3 — Capture input 3 to Timer 4.
							0	USB0_PORTPWRN — USB0 VBUS drive indicator (Indicates VBUS must be driven).
							0	USB0_FRAME — USB0 frame toggle signal.
							I	SCT0_GPI0 — Pin input 0 to SCTimer/PWM.
PIO4_8	-	B14	170	-	[2]	PU; Z	I/O	PIO4_8 — General-purpose digital input/output pin.
							0	ENET_TXD0 — Ethernet transmit data 0.
							I/O	FC2_SCK — Flexcomm 2: USART or SPI clock.
							I	USB0_OVERCURRENTN — USB0 bus overcurrent indicator (active low).
							0	USB0_LEDN — USB0-configured LED indicator (active low).
							I	SCT0_GPI1 — Pin input 1 to SCTimer/PWM.

LPC540xx

Table 4.	Pin description	continued
----------	-----------------	-----------

Symbol	100-pin, TFBGA	180-pin, TFBGA	208-pin, LQFP	100-pin, LQFP		Reset state[1] [9]	Type	Description
PIO5_3	-	-	129	-	[2]	PU; Z	I/O	PIO5_3 — General-purpose digital input/output pin.
							0	ENET_MDC — Ethernet management data clock.
							0	SD_VOLT[2] — SD/MMC card regulator voltage control [2].
							I	CT3_CAP1 — Capture input 1 to Timer 3.
							I/O	FC4_RTS_SCL_SSEL1 — Flexcomm 4: USART request-to-send, I2C clock, SPI slave select 1.
								R — Reserved.
							I/O	EMC_D[30] — External Memory interface data [30].
PIO5_4	-	-	135	-	[2]	PU; Z	I/O	PIO5_4 — General-purpose digital input/output pin.
							I/O	ENET_MDIO — Ethernet management data I/O.
							0	SD_BACKEND_PWR — SD/MMC back-end power supply for embedded device.
							I CT3_CAP2 — Ca	CT3_CAP2 — Capture input 2 to Timer 3.
					I/O	FC4_SSEL2 — Flexcomm 4: SPI slave select 2.		
								R — Reserved.
							I/O	EMC_D[31] — External Memory interface data [31].
PIO5_5	-	-	145	-	[2]	PU; Z	I/O	PIO5_5 — General-purpose digital input/output pin.
							I	SCT0_GPI0 — Pin input 0 to SCTimer/PWM.
							0	PDM1_CLK — Clock for PDM interface 1, for digital microphone.
							I	CT3_CAP3 — Capture input 3 to Timer 3.
							I/O	FC4_SSEL3 — Flexcomm 4: SPI slave select 3.
							0	TRACECLK — Trace clock.
							0	EMC_A[21] — External memory interface address 21.
PIO5_6	-	-	152	-	[2]	PU; Z	I/O	PIO5_6 — General-purpose digital input/output pin.
							I	SCT0_GPI1 — Pin input 1 to SCTimer/PWM.
							I	PDM1_DATA — Data for PDM interface 1 (digital microphone).
							I/O	FC5_SCK — Flexcomm 5: USART or SPI clock.
							0	SCT0_OUT5 — SCTimer/PWM output 5.
							0	TRACEDATA[0] — Trace data bit 0.
							0	EMC_A[22] — External memory interface address 22.

Address range	General Use	Address range details and description						
0x8000 0000 to 0xDFFF FFFF	Off-chip Memory	Four static memory chip select	Four static memory chip selects:					
	via the External Memory Controller	0x8000 0000 - 0x83FF FFFF	Static memory chip select 0 (up to 64 MB) ^[1]					
	Controller	0x8800 0000 - 0x8BFF FFFF	Static memory chip select 1 (up to 64 MB) ^[2]					
		0x9000 0000 – 0x93FF FFFF	Static memory chip select 2 (up to 64 MB).					
		0x9800 0000 - 0x9BFF FFFF	Static memory chip select 3 (up to 64 MB).					
		Four dynamic memory chip selects:						
		0xA000 0000 - 0xA7FF FFFF	Dynamic memory chip select 0 (up to 256 MB).					
		0xA800 0000 - 0xAFFF FFFF	Dynamic memory chip select 1 (up to 256 MB).					
		0xB000 0000 - 0xB7FF FFFF	Dynamic memory chip select 2 (up to 256 MB).					
		0xB800 0000 - 0xBFFF FFFF	Dynamic memory chip select 3 (up to 256 MB).					
0xE000 0000 to 0xE00F FFFF	Cortex-M4 Private Peripheral Bus	0xE000 0000 - 0xE00F FFFF	Cortex-M4 related functions, includes the NVIC and System Tick Timer.					

Table 7. Memory usage and details ... continued

[1] Can be up to 256 MB, upper address 0x8FFF FFFF, if the address shift mode is enabled. See the EMCSYSCTRL register bit 0 in the *LPC540xx user manual*.

[2] Can be up to 128 MB, upper address 0x97FF FFFF, if the address shift mode is enabled. See the EMCSYSCTRL register bit 0 in the *LPC540xx user manual*.

Figure 9 shows the overall map of the entire address space from the user program viewpoint following reset.

LPC540xx

	,	APB bridge 0	
[31-22	(reserved)	0x4001 FFFF
	21	OTP controller	0x4001 6000
	20-15	(reserved)	0x4001 5000
	14	Micro-Tick	0x4001 F000
	13	MRT	0x4000 E000
	12	WDT	0x4000 D000
	11-10	(reserved)	0x4000 C000
	9	CTIMER1	0x4000 A000
	8	CTIMER0	0x4000 9000
	7-6	(reserved)	0x4000 8000
	5	Input muxes	0x4000 6000
	4	Pin Interrupts (PINT)	0x4000 5000
	3	GINT1	0x4000 4000
	2	GINT0	0x4000 3000
	1	IOCON	0x4000 2000
	0	Syscon	0x4000 1000
l	5	0,00011	0x4000 0000

	in 2 ninge i	
31-28	(reserved)	0x4003 FFFF
27	(reserved)	0x4003 C000
26	RNG	0x4003 B000
25-24	(reserved)	0x4003 A000
23	Smart card 1	0x4003 8000
22	Smart card 0	0x4003 7000
21-14	(reserved)	0x4003 0000
13	RIT	0x4002 D000
12	RTC	0x4002 C000
11-9	(reserved)	0x4002 9000
8	CTIMER2	0x4002 8000
7-0	(reserved)	0x4002 0000

APB bridge 1

Asynchronous APB bridge

		- 0x4005 FFFF
31-10	(reserved)	0×4004 4000
9	CTIMER4	00004000
8	CTIMER3	0x4004 9000
7-1	(reserved)	0x4004 8000
	Asynch Syscon	0x4004 1000
0	Asynch. Oyscon	0x4004 0000

aaa-029065

Fig 10. LPC540xx APB Memory map

7.10 System control

7.10.1 Clock sources

The LPC540xx supports one external and two internal clock sources:

- Free Running Oscillator (FRO).
- Watchdog oscillator (WDOSC).
- Crystal oscillator.

7.10.1.1 Free Running Oscillator (FRO)

The FRO 12 MHz oscillator provides the default clock at reset and provides a clean system clock shortly after the supply pins reach operating voltage.

- 12 MHz internal FRO oscillator, factory trimmed for accuracy, that can optionally be used as a system clock as well as other purposes.
- Selectable 48 MHz or 96 MHz FRO oscillator, factory trimmed for accuracy, that can optionally be used as a system clock as well as other purposes.

7.10.1.2 Watchdog oscillator (WDOSC)

The watchdog oscillator is a low-power internal oscillator. The WDOSC can be used to provide a clock to the WWDT and to the entire chip. The low-power watchdog oscillator provides a selectable frequency in the range of 6 kHz to 1.5 MHz. The accuracy of this clock is limited to \pm 40% over temperature, voltage, and silicon processing variations.

7.14.8.2 SPI serial I/O controller

Features

- Maximum data rates of 48 Mbit/s in master mode and 14 Mbit/s in slave mode for SPI functions. (Flexcomm Interface 0-9).
- Maximum data rates of 50 Mbit/s in master mode and 50 Mbit/s in slave mode for SPI functions (Flexcomm Interface10).
- Data frames of 1 to 16 bits supported directly. Larger frames supported by software or DMA set-up.
- Master and slave operation.
- Data can be transmitted to a slave without the need to read incoming data. This can be useful while setting up an SPI memory.
- Control information can optionally be written along with data. This allows very versatile operation, including "any length" frames.
- Four Slave Select input/outputs with selectable polarity and flexible usage.
- Activity on the SPI in slave mode allows wake-up from deep-sleep mode on any enabled interrupt.

Remark: Texas Instruments SSI and National Microwire modes are not supported.

7.14.8.3 I²C-bus interface

The I²C-bus is bidirectional for inter-IC control using only two wires: a serial clock line (SCL) and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (for example, an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C is a multi-master bus and can be controlled by more than one bus master connected to it.

Features

- All I2Cs support standard, Fast-mode, and Fast-mode Plus with data rates of up to 1 Mbit/s.
- All I2Cs support high-speed slave mode with data rates of up to 3.4 Mbit/s.
- Independent Master, Slave, and Monitor functions.
- Supports both Multi-master and Multi-master with Slave functions.
- Multiple I²C slave addresses supported in hardware.
- One slave address can be selectively qualified with a bit mask or an address range in order to respond to multiple I²C-bus addresses.
- 10-bit addressing supported with software assist.
- Supports SMBus.
- Activity on the I2C in slave mode allows wake-up from deep-sleep mode on any enabled interrupt.

7.15.4 DMA controller

The DMA controller allows peripheral-to memory, memory-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional DMA transfers for a single source and destination.

7.15.4.1 Features

- One channel per on-chip peripheral direction: typically one for input and one for output for most peripherals.
- DMA operations can optionally be triggered by on- or off-chip events.
- Priority is user selectable for each channel.
- Continuous priority arbitration.
- Address cache.
- Efficient use of data bus.
- Supports single transfers up to 1,024 words.
- Address increment options allow packing and/or unpacking data.

7.16 Counter/timers

7.16.1 General-purpose 32-bit timers/external event counter

The LPC540xx includes five general-purpose 32-bit timer/counters.

The timer/counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts, generate timed DMA requests, or perform other actions at specified timer values, based on four match registers. Each timer/counter also includes two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

7.16.1.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- Counter or timer operation.
- Up to four 32-bit captures can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt. The number of capture inputs for each timer that are actually available on device pins may vary by device.
- Four 32-bit match registers that allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
 - Shadow registers are added for glitch-free PWM output.
- For each timer, up to four external outputs corresponding to match registers with the following capabilities (the number of match outputs for each timer that are actually available on device pins may vary by device):
 - Set LOW on match.
 - Set HIGH on match.

LPC540xx

Table 10. Limiting values ... continued

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions		Min	Max	Unit
P _{tot(pack)}	total power dissipation (per package)	LQFP208, based on package heat transfer, not device power consumption	[11]	-	1.2	W
		LQFP208, based on package heat transfer, not device power consumption	[12]	-	0.95	W
		LQFP100, based on package heat transfer, not device power consumption	[11]	-	0.82	W
		LQFP100, based on package heat transfer, not device power consumption	[12]	-	0.60	W
		TFBGA180, based on package heat transfer, not device power consumption	[11]	-	0.95	W
		TFBGA180, based on package heat transfer, not device power consumption	[13]	-	1.2	W
		TFBGA100, based on package heat transfer, not device power consumption	[11]	-	0.57	W
		TFBGA100, based on package heat transfer, not device power consumption	[13]	-	0.65	W
V _{ESD}	electrostatic discharge voltage	human body model; all pins	<u>[4]</u>	-	2000	V

[1] The following applies to the limiting values:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

- b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.
- c) The limiting values are stress ratings only and operating the part at these values is not recommended and proper operation is not guaranteed. The conditions for functional operation are specified in <u>Table 20</u>.
- [2] Maximum/minimum voltage above the maximum operating voltage (see <u>Table 20</u>) and below ground that can be applied for a short time (< 10 ms) to a device without leading to irrecoverable failure. Failure includes the loss of reliability and shorter lifetime of the device.
- [3] The peak current is limited to 25 times the corresponding maximum current.
- [4] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.
- [5] V_{DD} present or not present. Compliant with the I²C-bus standard. 5.5 V can be applied to this pin when V_{DD} is powered down.
- [6] Applies to all 5 V tolerant I/O pins except true open-drain pins.
- [7] Including the voltage on outputs in 3-state mode.
- [8] An ADC input voltage above 3.6 V can be applied for a short time without leading to immediate, unrecoverable failure. Accumulated exposure to elevated voltages at 4.6 V must be less than 10⁶ s total over the lifetime of the device. Applying an elevated voltage to the ADC inputs for a long time affects the reliability of the device and reduces its lifetime.

32-bit ARM Cortex-M4 microcontroller



LPC540xx

11.13 SPI interfaces (Flexcomm Interface 0-9)

The actual SPI bit rate depends on the delays introduced by the external trace, the external device, system clock (CCLK), and capacitive loading. Excluding delays introduced by external device and PCB, the maximum supported bit rate for SPI master mode is 48 Mbit/s, and the maximum supported bit rate for SPI slave mode is 14 Mbit/s.

Table 40. SPI dynamic characteristics^[1]

 $T_{amb} = -40 \text{ }^{\circ}\text{C}$ to 105 $\text{}^{\circ}\text{C}$; 1.71 V \leq V_{DD} \leq 3.6 V; $C_L = 30 \text{ pF}$ balanced loading on all pins; Input slew = 1 ns, SLEW setting = standard mode for all pins;. Parameters sampled at the 50 % level of the rising or falling edge.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SPI maste	er 1.71 V \leq V _{DD} \leq 2.7 V	· · · · ·		I		I
t _{DS}	data set-up time	$CCLK \le 100 \text{ MHz}$	2.2	-	-	ns
		CCLK > 100 MHz	1.9	-	-	ns
t _{DH}	data hold time	$CCLK \le 100 \text{ MHz}$	6.3	-	-	ns
		CCLK > 100 MHz	6.7	-	-	ns
t _{v(Q)}	data output valid time	CCLK ≤ 100 MHz	2.6	-	5.0	ns
		CCLK > 100 MHz	0.3	-	4.7	ns
SPI slave	1.71 V \leq V _{DD} \leq 2.7 V		L			I
t _{DS}	data set-up time	$CCLK \le 100 \text{ MHz}$	1.1	-	-	ns
		CCLK > 100 MHz	0.9	-	-	ns
t _{DH}	data hold time	$CCLK \le 100 \text{ MHz}$	2.1	-	-	ns
		CCLK > 100 MHz	2.2	-	-	ns
t _{v(Q)}	data output valid time	$CCLK \le 100 \text{ MHz}$	18.8	-	37.0	ns
		CCLK > 100 MHz	18.0	-	36.0	ns
SPI maste	er 2.7 V \leq V _{DD} \leq 3.6 V		L	I		I
t _{DS}	data set-up time	$CCLK \le 100 \text{ MHz}$	2.4	-	-	ns
		CCLK > 100 MHz	2.2	-	-	ns
t _{DH}	data hold time	$CCLK \le 100 \text{ MHz}$	4.2	-	-	ns
		CCLK > 100 MHz	4.5	-	-	ns
t _{v(Q)}	data output valid time	$CCLK \le 100 \text{ MHz}$	1.8	-	4.6	ns
		CCLK > 100 MHz	1.7	-	4.0	ns
SPI slave	2.7 V \leq V _{DD} \leq 3.6 V		L	I		
t _{DS}	data set-up time	$CCLK \le 100 \text{ MHz}$	1.2	-	-	ns
		CCLK > 100 MHz	1.0	-	-	ns
t _{DH}	data hold time	$CCLK \le 100 \text{ MHz}$	0	-	-	ns
		CCLK > 100 MHz	0	-	-	ns
t _{v(Q)}	data output valid time	$CCLK \le 100 \text{ MHz}$	14	-	23.9	ns
		CCLK > 100 MHz	13.3	-	22.2	ns

[1] Based on characterization; not tested in production.

12.2 12-bit ADC characteristics

Table 52. 12-bit ADC static characteristics

 $T_{amb} = -40$ °C to +105 °C; 1.71 V $\leq V_{DD} \leq 3.6$ V; $V_{SSA} = VREFN = GND$. ADC calibrated at $T_{amb} = 25$ °C.

Symbol	Parameter	Conditions		Min	Typ <u>^[2]</u>	Мах	Unit
V _{IA}	analog input voltage		<u>[3]</u>	0	-	V _{DDA}	V
C _{ia}	analog input capacitance		<u>[4]</u>	-	5.0	-	pF
f _{clk(ADC)}	ADC clock frequency				-	80	MHz
f _s	sampling frequency			-	5.0	5.3	Msamples/s
E _D	differential linearity error	$\begin{array}{l} 2.0 \ V < V_{DDA} \leq 3.6 \ V \\ 2.0 \ V < VREFP \leq 3.6 \ V \\ f_{clk(ADC)} = 80 \ MHz \end{array}$	[1][5]	-	<±3.0	-	LSB
		$\begin{array}{l} 1.71 \text{ V} \leq \text{V}_{\text{DDA}} \leq 2.0 \text{ V} \\ 1.71 \text{ V} \leq \text{VREFP} \leq 2.0 \text{ V} \\ f_{\text{clk}(\text{ADC})} = 80 \text{ MHz} \end{array}$	[1][5]	-	< ±4.5	-	LSB
			<u>[1][5]</u>	-		-	LSB
E _{L(adj)}	integral non-linearity	$\begin{array}{l} 2.0 \ V < V_{DDA} \leq 3.6 \ V \\ 2.0 \ V < VREFP \leq 3.6 \ V \\ f_{clk(ADC)} = 80 \ MHz \end{array}$	<u>[1][6]</u>	-	< ±4.0	-	LSB
		$\begin{array}{l} 1.71 \text{ V} \leq \text{V}_{\text{DDA}} \leq 2.0 \text{ V} \\ 1.71 \text{ V} \leq \text{VREFP} \leq 2.0 \text{ V} \\ f_{\text{clk}(\text{ADC})} = 80 \text{ MHz} \end{array}$	<u>[1][6]</u>	-	< ±7.5	-	LSB
			<u>[1][6]</u>	-		-	LSB
E _O	offset error	calibration enabled	[1][7]	-	<±2.2	-	mV
V _{err(FS)}	full-scale error voltage	$\begin{array}{l} 2.0 \ V < V_{DDA} \leq 3.6 \ V \\ 2.0 \ V < VREFP \leq 3.6 \ V \\ f_{clk(ADC)} = 80 \ MHz \end{array}$	<u>[1][8]</u>	-	<±3.0	-	LSB
				-	<±2.5	-	LSB
Zi	input impedance	f _s = 5.0 Msamples/s	[9][10]	17.0	-	-	kΩ

[1] Based on characterization; not tested in production.

- [2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.
- [3] The input resistance of ADC channels 6 to 11 is higher than ADC channels 0 to 5.
- [4] C_{ia} represents the external capacitance on the analog input channel for sampling speeds of 5.0 Msamples/s. No parasitic capacitances included.
- [5] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See <u>Figure 41</u>.
- [6] The integral non-linearity (E_{L(adj)}) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See <u>Figure 41</u>.
- [7] The offset error (E_0) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 41.



12.3 Temperature sensor

Table 54. Temperature sensor static and dynamic characteristics

$V_{DD} = V_D$	DDA = 1.71	V to 3.6 V
----------------	------------	------------

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
DT _{sen}	sensor temperature accuracy	T_{amb} = -40 °C to +105 °C	<u>[1]</u>	-		2.56	°C
EL	linearity error	T_{amb} = -40 °C to +105 °C		-	-	2.56	°C
t _{s(pu)}	power-up settling time	to 99% of temperature sensor output value	[2]	-	10.0	15.0	μS

[1] Absolute temperature accuracy.

[2] Based on simulation.

16. Abbreviations

Table 57. Abbreviations					
Acronym	Description				
AHB	Advanced High-performance Bus				
APB	Advanced Peripheral Bus				
API	Application Programming Interface				
DMA	Direct Memory Access				
FRO oscillator	Internal Free-Running Oscillator, tuned to the factory specified frequency				
GPIO	General Purpose Input/Output				
FRO	Free Running Oscillator				
LSB	Least Significant Bit				
MCU	MicroController Unit				
PDM	Pulse Density Modulation				
PLL	Phase-Locked Loop				
SPI	Serial Peripheral Interface				
TCP/IP	Transmission Control Protocol/Internet Protocol				
TTL	Transistor-Transistor Logic				
USART	Universal Asynchronous Receiver/Transmitter				

17. References

- [1] LPC540xx. User manual UM11060.
- [2] LPC540xx. Errata sheet.
- [3] Technical note ADC design guidelines: http://www.nxp.com/documents/technical_note/TN00009.pdf

19. Legal information

19.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

19.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

32-bit ARM Cortex-M4 microcontroller

7.19	Temperature sensor 82
7.20	Security features
7.20.1	SHA-1 and SHA-2 82
7.20.1.1	Features
7.21	Emulation and debugging
8	Limiting values 84
9	Thermal characteristics
10	Static characteristics
10.1	General operating conditions
10.2	CoreMark data 88
10.3	Power consumption 90
10.4	Pin characteristics 96
10.4.1	Electrical pin characteristics
11	Dynamic characteristics 102
11.1	I/O pins
11.2	Wake-up process 103
11.3	External memory interface 104
11.4	System PLL (PLL0) 113
11.5	USB PLL (PLL1) 114
11.6	Audio PLL (PLL2)
11.7	FRO 115
11.8	Crystal oscillator 115
11.9	RTC oscillator 116
11.10	Watchdog oscillator 117
11.11	I ² C-bus 118
11.12	I ² S-bus interface 120
11.13	SPI interfaces (Flexcomm Interface 0-9) 123
11.14	SPI interfaces (Flexcomm Interface 10) 126
11.15	SPIFI 129
11.16	
11.17	
11.18	
11.19	SC IImer/PVVW output liming
11.20	USB Internace characteristics
11.22	Elliemel AVB 133
11.23	
11.24	Angles characteristics 427
12	
12.1	BOD
12.2	12-bit ADC characteristics
12.2.1	ADC input impedance
12.3	
13	Application information
13.1	Start-up behavior
13.2	Standard I/O pin configuration 145
13.3	Connecting power, clocks, and debug
10.4	
13.4 19.5	DTC excillator
13.5	RTC oscillator

13.5.1	RTC Printed Circuit Board (PCB) design	
	guidelines	150
13.6	XTAL oscillator	151
13.6.1	XTAL Printed Circuit Board (PCB) design	
	guidelines	152
13.7	Suggested USB interface solutions	152
14	Package outline	154
15	Soldering	158
16	Abbreviations	162
17	References	162
18	Revision history	163
19	Legal information	165
19.1	Data sheet status	165
19.2	Definitions	165
19.3	Disclaimers	165
19.4	Trademarks	166
20	Contact information	166
21	Contents	167

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2018.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 22 June 2018 Document identifier: LPC540xx