



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Activo
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	37
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f102c6t6a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 45.	ADC characteristics	3
Table 46.	R <sub>AIN</sub> max for f <sub>ADC</sub> = 12 MHz	4
Table 47.	ADC accuracy - limited test conditions	4
Table 48.	ADC accuracy	4
Table 49.	TS characteristics	6
Table 50.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	
	package mechanical data	7
Table 51.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	1
Table 52.	Package thermal characteristics	3
Table 53.	Ordering information scheme	5
Table 54.	Document revision history	6



# 2 Description

The STM32F102xx medium-density USB access line incorporates the high-performance ARM<sup>®</sup> Cortex<sup>®</sup>-M3 32-bit RISC core operating at a 48 MHz frequency, high-speed embedded memories (Flash memory of 16 or 32 Kbytes and SRAM of 4 or 6 Kbytes), and an extensive range of enhanced peripherals and I/Os connected to two APB buses. All devices offer standard communication interfaces (one I<sup>2</sup>C, one SPI, one USB and two USARTs), one 12-bit ADC and two general-purpose 16-bit timers.

The STM32F102xx family operates in the -40 to +85 °C temperature range, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F102xx medium-density USB access line is delivered in the LQFP48 7  $\times$  7 mm and LQFP64 10  $\times$  10 mm packages.

The STM32F102xx medium-density USB access line microcontrollers are suitable for a wide range of applications.

- Application control and user interface
- Medical and handheld equipment
- PC peripherals, gaming and GPS platforms
- Industrial applications: PLC, inverters, printers, and scanners
- Alarm systems, Video intercom, and HVAC

Figure 1 shows the general block diagram of the device family.



## 2.2 Full compatibility throughout the family

The STM32F102xx is a complete family whose members are fully pin-to-pin, software and feature compatible. In the reference manual, the STM32F102x4 and STM32F102x6 are referred to as low-density devices and the STM32F102x8 and STM32F102xB are referred to as medium-density devices.

Low-density devices are an extension of the STM32F102x8/B devices, they are specified in the STM32F102x4/6 datasheet. Low-density devices feature lower Flash memory and RAM capacities, a timer and a few communication interfaces less.

The STM32F102x4 and STM32F102x6 are a drop-in replacement for the STM32F102x8/B medium-density devices, allowing the user to try different memory densities and providing a greater degree of freedom during the development cycle.

Moreover the STM32F102xx family is fully compatible with all existing STM32F101xx access line and STM32F103xx performance line devices.

	Low-density STM32F102xx devices		Medium-density STM32F102xx devices			
Pinout	16 KB Flash 32 KB Flash		64 KB Flash	128 KB Flash		
	4 KB RAM	6 KB RAM	10 KB RAM	16 KB RAM		
64	2 × USARTs, 2 × 16-bit timers 1 × SPI, 1 × I <sup>2</sup> C, 1 × ADC, 1 × USB		3 × USARTs, 3 × 16-bit timers			
48			2 × SPIs, 2 × I2Cs, 1 × ADC, 1 × USB			
36	-	-	2 × USARTs, 3 × 16- bit timers 1× SPI, 1× I2C, 1 × ADC, 1 × USB	-		

Table 3. STM32F102xx USB access line family

1. For orderable part numbers that do not show the A internal code after the temperature range code (6), the reference datasheet for electrical characteristics is that of the STM32F102x8/B medium-density devices.

## 2.3 Overview

## ARM<sup>®</sup> Cortex<sup>®</sup>-M3 core with embedded Flash and SRAM

The ARM<sup>®</sup> Cortex<sup>®</sup>-M3 processor is the latest generation of ARM<sup>®</sup> processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM<sup>®</sup> Cortex<sup>®</sup>-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM<sup>®</sup> core in the memory size usually associated with 8- and 16-bit devices.

The STM32F102xx medium-density USB access line having an embedded ARM<sup>®</sup> core is therefore compatible with all ARM<sup>®</sup> tools and software.

## Embedded Flash memory

16 or 32 Kbytes of embedded Flash is available for storing programs and data.



DocID15057 Rev 5

#### Universal synchronous/asynchronous receiver transmitter (USART)

The available USART interfaces communicate at up to 2.25 Mbit/s. They provide hardware management of the CTS and RTS signals, support IrDA SIR ENDEC, are ISO 7816 compliant and have LIN Master/Slave capability. The USART interfaces can be served by the DMA controller.

#### Serial peripheral interface (SPI)

The SPI is able to communicate up to 12 Mbit/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPI can be served by the DMA controller.

#### Universal serial bus (USB)

The STM32F102xx medium-density USB access line embeds an USB device peripheral compatible with the USB Full-speed 12 Mbs. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

#### GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

#### ADC (analog to digital converter)

The 12-bit analog to digital converter has up to 16 external channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

#### **Temperature sensor**

The temperature sensor has to generate a a voltage that varies linearly with temperature. The conversion range is between 2 V <  $V_{DDA}$  < 3.6 V. The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

### Serial wire JTAG debug port (SWJ-DP)

The ARM<sup>®</sup> SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.



# 3 Pinout and pin description



Figure 3. STM32F102xx medium-density USB access line LQFP48 pinout







# 4 Memory mapping

The memory map is shown in *Figure 5*.



Figure 5. Memory map

23/78

DocID15057 Rev 5





## 5.1.6 Power supply scheme









## 5.1.7 Current consumption measurement



#### Figure 9. Current consumption measurement scheme

## 5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 5: Voltage characteristics*, *Table 6: Current characteristics*, and *Table 7: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Мах	Unit	
V <sub>DD</sub> -V <sub>SS</sub>	External main supply voltage (including $V_{DDA}$ and $V_{DD})^{\left(1\right)}$	-0.3	4.0		
V (2)	Input voltage on five volt tolerant pin	$V_{SS} - 0.3$	V <sub>DD</sub> + 4.0	V	
VIN' /	Input voltage on any other pin	$V_{SS} - 0.3$	4.0	l	
$ \Delta V_{DDx} $	Variations between different $V_{DD}$ power pins	-	50		
V <sub>SSX</sub> -V <sub>SS</sub>	Variations between all the different ground pins	-	50	mV	
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 5.3.11: Absolute maximur ratings (electrical sensitivity)			

#### Table 5. Voltage characteristics

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

2. V<sub>IN</sub> maximum must always be respected. Refer to *Table 6: Current characteristics* for the maximum allowed injected current values.



## 5.3 Operating conditions

## 5.3.1 General operating conditions

Table 8.	General	operating	conditions
----------	---------	-----------	------------

Symbol	Parameter	Conditions		Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency		-	0	48	
f <sub>PCLK1</sub>	Internal APB1 clock frequency		-	0	24	MHz
f <sub>PCLK2</sub>	Internal APB2 clock frequency	-		0	48	
V <sub>DD</sub>	Standard operating voltage		-	2	3.6	V
V (1)	Analog operating voltage (ADC not used)	Must be the same potential as $V_{DD}^{(2)}$		2	3.6	
VDDA` ∕	Analog operating voltage (ADC used)			2.4	3.6	
		Standard IO		-0.3	V <sub>DD</sub> + 0.3	V
V <sub>IN</sub>	I/O input voltage		$2 \text{ V} < \text{V}_{\text{DD}} \le 3.6 \text{ V}$	-0.3	5.5	
			V <sub>DD</sub> = 2 V	-0.3	5.2	
		BOOT0		0	5.5	
р	Dower dissipation at T = $95 \circ C^{(4)}$	LQFP48		-	363	m\//
ΓD	Fower dissipation at T <sub>A</sub> = 65° C <sup>×</sup>	LQFP64		-	444	11100
Тл	Ambient temperature	Maximum power dissipation		-40	85	°C
IA		Low power dissipation <sup>(5)</sup>		-40	105	°C
TJ	Junction temperature range		-	-40	105	°C

1. When the ADC is used, refer to *Table 45: ADC characteristics*.

2. It is recommended to power V<sub>DD</sub> and V<sub>DDA</sub> from the same source. A maximum difference of 300 mV between V<sub>DD</sub> and V<sub>DDA</sub> can be tolerated during power-up and operation.

3. To sustain a voltage higher than  $V_{DD}$ +0.3 V, the internal pull-up/pull-down resistors must be disabled.

4. If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_J$ max (see Section 6.3: Thermal characteristics).

 In low power dissipation state, T<sub>A</sub> can be extended to this range as long as T<sub>J</sub> does not exceed T<sub>J</sub>max (see Section 6.3: Thermal characteristics).

## 5.3.2 Operating conditions at power-up / power-down

Subject to general operating conditions for T<sub>A</sub>.

Table 9. Operating conditions at power	-up / power-down
--	------------------

Symbol	Parameter	Conditions	Min	Мах	Unit
t <sub>VDD</sub>	V <sub>DD</sub> rise time rate		0	∞	110A/
	V <sub>DD</sub> fall time rate	-	20	∞	μ5/ ν



Symbol	Peremeter	Conditions	4	Max <sup>(1)</sup>	Unit
	Parameter	Conditions	HCLK	T <sub>A</sub> = 85 °C	Onit
			48 MHz	17	
		(2)	36 MHz	14	
	Supply current in Sleep mode	External clock <sup>(2)</sup> , all peripherals enabled	24 MHz	10	
			16 MHz	7	
			8 MHz	4	m۸
DD		External clock <sup>(2)</sup> , all peripherals disabled	48 MHz	6	ШA
			36 MHz	5	
			24 MHz	4.5	
			16 MHz	4	
			8 MHz	3	

### Table 14. Maximum current consumption in Sleep mode, code running from Flash or RAM

1. Based on characterization, tested in production at  $V_{\text{DD}}$  max and  $f_{\text{HCLK}}$  max with peripherals enabled.

2. External clock is 8 MHz and PLL is on when  $f_{HCLK}$  > 8 MHz.

			Typ <sup>(1)</sup>			Max	
Symbol	Parameter	Conditions	V <sub>DD</sub> / V <sub>BAT</sub> = 2.4 V	V <sub>DD</sub> /V <sub>BAT</sub> = 3.3 V	V <sub>DD</sub> /V <sub>BAT</sub> = 2.0 V	T <sub>A</sub> = 85 °C	Unit
I <sub>DD</sub>	Supply current in Stop mode	Regulator in Run mode. Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	21.3	21.7	-	160	
		Regulator in Low Power mode. Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	11.3	11.7	-	145	
	Supply current in Standby mode <sup>(2)</sup>	Low-speed internal RC oscillator and independent watchdog ON	2.75	3.4	-	-	μA
		Low-speed internal RC oscillator ON, independent watchdog OFF	2.55	3.2	-	-	
		Low-speed internal RC oscillator and independent watchdog OFF, low- speed oscillator and RTC OFF	1.55	1.9	-	3.2	
I <sub>DD_VBAT</sub>	Backup domain supply current	Low-speed oscillator and RTC ON	1.1	1.4	0.9	1.9 <sup>(3)</sup>	

Table 15. Typical and maximum	current consumptions	in Stop and S	tandbv modes
Tuble for Typical and maximum	ourion concumptione	in otop ana o	taniaby moado

1. Typical values are measured at  $T_A$  = 25 °C.



#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 21*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>OSC_IN</sub>	Oscillator frequency	-	4	8	16	MHz
R <sub>F</sub>	Feedback resistor	-	-	200	-	kΩ
С	Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(3)}$	R <sub>S</sub> = 30 Ω	-	30	-	pF
i <sub>2</sub>	HSE driving current	$V_{DD}$ = 3.3 V V <sub>IN</sub> = V <sub>SS</sub> with 30 pF load	-	-	1	mA
9 <sub>m</sub>	Oscillator transconductance	Startup	25	-	-	mA/V
t <sub>SU(HSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2	-	ms

Table 21. HSE 4-16 MHz oscillator characteristics <sup>(1</sup>	)(2	2	)
---	-----	---	---

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

2. Based on characterization results, not tested in production.

3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.

 t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 18*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website *www.st.com*.





Figure 18. Typical application with an 8 MHz crystal

1.  $R_{EXT}$  value depends on the crystal characteristics.

#### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 22*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
R <sub>F</sub>	Feedback resistor	-		-	5	-	MΩ
C <sup>(1)</sup>	Recommended load capacitance versus equivalent serial resistance of the crystal (R <sub>S</sub> )	R <sub>S</sub> = 30 kΩ		-	-	15	pF
l <sub>2</sub>	LSE driving current	V <sub>DD</sub> = 3.3 V V <sub>IN</sub> = V <sub>SS</sub>		-	-	1.4	μA
9 <sub>m</sub>	Oscillator transconductance	-		5	-	-	μA/V
	Startun time		T <sub>A</sub> = 50 °C	-	1.5	-	
			T <sub>A</sub> = 25 °C	-	2.5	-	
			T <sub>A</sub> = 10 °C	-	4.0	-	
t(2)		V is stabilized	T <sub>A</sub> = 0 °C	-	6.0	-	6
'SU(LSE)		VDD IS Stabilized	T <sub>A</sub> = -10 °C	-	10.0	-	5
			T <sub>A</sub> = -20 °C	-	17.0	-	
			T <sub>A</sub> = -30 °C	-	32.0	-	
			T <sub>A</sub> = -40 °C	-	60.0	-	

Table 22. LSE oscillator characteristics (f<sub>LSE</sub> = 32.768 kHz)

1. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

 t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled by software to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and can vary significantly with the crystal manufacturer, PCB layout and humidity.



- 2. Refer to application note AN2868 "STM32F10xxx internal RC oscillator (HSI) calibration" available from the ST website www.st.com.
- 3. Guaranteed by design, not tested in production.
- 4. Based on characterization, not tested in production.
- 5. The actual frequency of HSI oscillator may be impacted by a reflow, but does not drift out of the specified range.

#### Low-speed internal (LSI) RC oscillator

Symbol	Parameter	Min <sup>(2)</sup>	Тур	Max	Unit
f <sub>LSI</sub>	Frequency	30	40	60	kHz
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time	-	-	85	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	0.65	1.2	μA

able 24. LS	oscillator	characteristics	(1)	)
-------------	------------	-----------------	-----	---

- 1.  $V_{DD}$  = 3 V,  $T_A$  = -40 to 85 °C unless otherwise specified.
- 2. Based on characterization, not tested in production.
- 3. Guaranteed by design, not tested in production.

#### Wakeup time from low-power mode

The wakeup times given in *Table 25* is measured on a wakeup phase with a 8-MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 8*.

Table 25.	Low-power	mode	wakeup	timinas
		moac	mancup	unnings

Symbol	Parameter	Тур	Unit
t <sub>WUSLEEP</sub> <sup>(1)</sup>	Wakeup from Sleep mode	1.8	μs
t <sub>WUSTOP</sub> <sup>(1)</sup>	Wakeup from Stop mode (regulator in run mode)	3.6	
	Wakeup from Stop mode (regulator in low-power mode)	5.4	μs
t <sub>WUSTDBY</sub> (1)	Wakeup from Standby mode	50	μs

1. The wakeup times are measured from the wakeup event to the point at which the user application code reads the first instruction.

## 5.3.8 PLL characteristics

The parameters given in *Table 26* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 8*.



#### **Electrical characteristics**

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
		Standard IO input low level voltage	-	-	0.28*(V <sub>DD</sub> -2 V)+0.8 V <sup>(1)</sup>	
$V_{IL}$	Low level input voltage	IO FT <sup>(3)</sup> input low level voltage	-	-	0.32*(V <sub>DD</sub> -2V)+0.75 V <sup>(1)</sup>	
		All I/Os except BOOT0	-	-	0.35V <sub>DD</sub> <sup>(2)</sup>	
		Standard IO input high level voltage	0.41*(V <sub>DD</sub> -2 V)+1.3 V <sup>(1)</sup>	-	-	V
V <sub>IH</sub>	High level input voltage	IO FT <sup>(3)</sup> input high level voltage	0.42*(V <sub>DD</sub> -2 V)+1 V <sup>(1)</sup>	-	-	
		All I/Os except BOOT0	0.65V <sub>DD</sub> <sup>(2)</sup>	-	-	
V <sub>hvs</sub>	Standard IO Schmitt trigger voltage hysteresis <sup>(4)</sup>	-	200	-	-	mV
	IO FT Schmitt trigger voltage hysteresis <sup>(4)</sup>	-	5% V <sub>DD</sub> <sup>(5)</sup>	-	-	
L.	Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$ Standard I/Os	-	-	±1	
'lkg	(6)	V <sub>IN</sub> = 5 V I/O FT	-	-	3	μΑ
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(7)</sup>	$V_{IN} = V_{SS}$	30	40	50	kO
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(7)</sup>	$V_{IN} = V_{DD}$	30	40	50	K22
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF

Table 34. I/O static characteristics

1. Data based on design simulation.

2. Tested in production.

3. FT = Five-volt tolerant, In order to sustain a voltage higher than V<sub>DD</sub>+0.3 the internal pull-up/pull-down resistors must be disabled.

4. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.

5. With a minimum of 100 mV.

6. Leakage could be higher than max, if negative current is injected on adjacent pins.

 Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order).



All I/Os are CMOS and TTL compliant (no software configuration required), Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 20* and *Figure 21* for standard I/Os, and in *Figure 22* and *Figure 23* for 5 V tolerant I/Os.













Figure 22. 5 V tolerant I/O input characteristics - CMOS port

Figure 23. 5 V tolerant I/O input characteristics - TTL port



### Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA (with a relaxed V<sub>OL</sub>/V<sub>OH</sub>) except PC13, PC14 and PC15 which can sink or source up to  $\pm 3$  mA. When using the GPIOs PC13 to PC15 in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*.

- The sum of the currents sourced by all the I/Os on V<sub>DD</sub>, plus the maximum Run consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating I<sub>VDD</sub> (see *Table 6*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub> plus the maximum Run consumption of the MCU sunk on V<sub>SS</sub> cannot exceed the absolute maximum rating I<sub>VSS</sub> (see *Table 6*).







## 5.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PU</sub> (see *Table 34*).

Unless otherwise specified, the parameters given in *Table 37* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 8*.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST Input low level voltage	-	-0.5	-	0.8	V
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST Input high level voltage	-	2	-	V <sub>DD</sub> +0.5	v
V <sub>hys(NRST)</sub>	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	$V_{IN} = V_{SS}$	30	40	50	kΩ
V <sub>F(NRST)</sub> <sup>(1)</sup>	NRST Input filtered pulse	-	-	-	100	ns
V <sub>NF(NRST)</sub> <sup>(1)</sup>	NRST Input not filtered pulse	-	300	-	-	ns

Table 37. NRST pin characteristics

1. Guaranteed by design, not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).



Symbol	Paramotor	Standard m	ode I <sup>2</sup> C <sup>(1)(2)</sup>	Fast mode	Unit	
Symbol	Falance	Min	Max	Min	Мах	onnt
t <sub>w(SCLL)</sub>	SCL clock low time	4.7	-	1.3	-	116
t <sub>w(SCLH)</sub>	SCL clock high time	4.0	-	0.6	-	μο
t <sub>su(SDA)</sub>	SDA setup time	250	-	100	-	
t <sub>h(SDA)</sub>	SDA data hold time	-	3450 <sup>(3)</sup>	-	900 <sup>(3)</sup>	
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time	-	1000	-	300	ns
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time	-	300	-	300	
t <sub>h(STA)</sub>	Start condition hold time	4.0	-	0.6	-	
t <sub>su(STA)</sub>	Repeated Start condition setup time	4.7	-	0.6	-	μs
t <sub>su(STO)</sub>	Stop condition setup time	4.0	-	0.6	-	μs
t <sub>w(STO:STA)</sub>	Stop to Start condition time (bus free)	4.7	-	1.3	-	μs
t <sub>SP</sub>	Pulse width of spikes that are suppressed by the analog filter	0	50 <sup>(4)</sup>	0	50 <sup>(4)</sup>	ns
Cb	Capacitive load for each bus line	-	400	-	400	pF

Table 39. I<sup>2</sup>C characteristics

1. Values guaranteed by design, not tested in production.

f<sub>PCLK1</sub> must be at least 2 MHz to achieve standard mode I<sup>2</sup>C frequencies. It must be at least 4 MHz to achieve fast mode I<sup>2</sup>C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I2C fast mode clock.

3. The maximum Data hold time has only to be met if the interface does not stretch the low period of the SCL signal.

4. The analog filter minimum filtered spikes is above  $t_{SP(max)}$  to ensure that spikes width up to  $t_{SP(max)}$  are filtered.



Symbol		Parameter	Conditions	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit			
	$V_{DD}$	USB operating voltage <sup>(2)</sup>	-	3.0 <sup>(3)</sup>	3.6	V			
Input	V <sub>DI</sub> <sup>(4)</sup>	Differential input sensitivity	I(USB_DP, USB_DM)	0.2	-				
levels	V <sub>CM</sub> <sup>(4)</sup>	Differential common mode range	Includes V <sub>DI</sub> range	0.8	2.5	V			
	$V_{SE}^{(4)}$	Single ended receiver threshold	-	1.3	2.0				
Output	V <sub>OL</sub>	Static output level low	${\sf R}_{\sf L}$ of 1.5 k\Omega to 3.6 ${\sf V}^{(5)}$	-	0.3	V			
levels	V <sub>OH</sub>	Static output level high	${\sf R}_{\sf L}$ of 15 ${\sf k}\Omega$ to ${\sf V}_{\sf SS}{}^{(5)}$	2.8	3.6				

1. All the voltages are measured from the local ground potential.

2. To be compliant with the USB 2.0 full-speed electrical specification, the USB\_DP (D+) pin should be pulled up with a 1.5 k $\Omega$  resistor to a 3.0-to-3.6 V voltage range.

- 3. The STM32F102xx USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V  $V_{DD}$  voltage range.
- 4. Guaranteed by design, not tested in production.
- 5.  $R_L$  is the load connected on the USB drivers





#### Table 44. USB: Full speed electrical characteristics of the driver<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>r</sub>	Rise time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns
t <sub>f</sub>	Fall time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns
t <sub>rfm</sub>	Rise/ fall time matching	t <sub>r</sub> / t <sub>f</sub>	90	110	%
V <sub>CRS</sub>	Output signal crossover voltage	_	1.3	2.0	V

1. Guaranteed by design, not tested in production.

2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

## 5.3.17 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 45* are derived from tests performed under ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 8*.

Note: It is recommended to perform a calibration after each power-up.



### **General PCB design guidelines**

Power supply decoupling should be performed as shown in *Figure 33*. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.



Figure 33. Power supply and reference decoupling

## 5.3.18 Temperature sensor characteristics

#### Table 49. TS characteristics

Symbol	Parameter	Min	Тур	Мах	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±1.5	-	°C
Avg_Slope <sup>(1)</sup>	Average slope	-	4.35	-	mV/°C
V <sub>25</sub> <sup>(1)</sup>	Voltage at 25°C	-	1.42	-	V
t <sub>START</sub> <sup>(2)</sup>	Startup time	4	-	10	μs
T <sub>S_temp</sub> <sup>(3)(2)</sup>	ADC sampling time when reading the temperature	-	-	17.1	μs

1. Guaranteed by characterization, not tested in production.

2. Data guaranteed by design, not tested in production.

3. Shortest sampling time can be determined in the application by multiple iterations.

