



Welcome to **E-XFL.COM**

<u>Embedded - Microcontrollers - Application</u> <u>Specific</u>: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers - Application Specific</u>?

Application charific microcontrollers are angineered to

| Details | |
|-------------------------|---|
| Product Status | Obsolete |
| Applications | Powerline Communication |
| Core Processor | M8C |
| Program Memory Type | FLASH (32KB) |
| Controller Series | CY8CLED |
| RAM Size | 2K x 8 |
| Interface | I ² C, IrDA, SPI, UART/USART |
| Number of I/O | 24 |
| Voltage - Supply | 4.75V ~ 5.25V |
| Operating Temperature | -40°C ~ 85°C |
| Mounting Type | Surface Mount |
| Package / Case | 28-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 28-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/cy8cled16p01-28pvxit |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1. PLC Functional Overview

The CY8CLED16P01 is an integrated Powerline Communication (PLC) chip with the Powerline Modem PHY and Network Protocol Stack running on the same device. Apart from the PLC core, the CY8CLED16P01 also offers Cypress's revolutionary PSoC technology that enables system designers to integrate multiple functions on the same chip.

1.1 Robust Communication using Cypress's PLC Solution


Powerlines are available everywhere in the world and are a widely available communication medium for PLC technology. The pervasiveness of powerlines also makes it difficult to predict the characteristics and operation of PLC products. Because of the variable quality of powerlines around the world, implementing robust communication has been an engineering challenge for years. The Cypress PLC solution enables secure and reliable communications. Cypress PLC features that enable robust communication over powerlines include:

- Integrated Powerline PHY modem with optimized filters and amplifiers to work with lossy high voltage and low voltage powerlines.
- Powerline optimized network protocol that supports bidirectional communication with acknowledgement-based signaling. In case of data packet loss due to bursty noise on the powerline, the transmitter has the capability to retransmit data.
- The Powerline Network Protocol also supports an 8-bit CRC for error detection and data packet retransmission.
- A Carrier Sense Multiple Access (CSMA) scheme is built into the network protocol that minimizes collisions between packet transmissions on the powerline and supports multiple masters and reliable communication on a bigger network.

1.2 Powerline Modem PHY


Figure 1-1. Physical Layer FSK Modem

Powerline Communication Solution



The physical layer of the Cypress PLC solution is implemented using an FSK modem that enables half duplex communication on any high voltage and low voltage powerline. This modem supports raw data rates up to 2400 bps. A block diagram is shown in Figure 1-2.

Figure 1-2. Physical Layer FSK Modem Block Diagram



1.2.1 Transmitter Section

Digital data from the network layer is serialized by the digital transmitter and fed as input to the modulator. The modulator divides the local oscillator frequency by a definite factor depending on whether the input data is high level logic '1' or low level logic '0'. It then generates a square wave at 133.3 kHz (logic '0') or 131.8 kHz (logic '1'), which is fed to the Programmable Gain Amplifier to generate FSK modulated signals. This enables tunable amplification of the signal depending on the noise in the channel. The logic '1' frequency can also be configured as 130.4 kHz for wider FSK deviation.

1.2.2 Receiver Section

The incoming FSK signal from the powerline is input to a high frequency (HF) band pass filter that filters out-of-band frequency components and outputs a filtered signal within the desired spectrum of 125 kHz to 140 kHz for further demodulation. The mixer block multiplies the filtered FSK signals with a locally generated signal to produce heterodyned frequencies.

The intermediate frequency (IF) band pass filters further remove out-of-band noise as required for further demodulation. This signal is fed to the correlator, which produces a DC component (consisting of logic '1' and '0') and a higher frequency component.

The output of the correlator is fed to a low pass filter (LPF) that outputs only the demodulated digital data at 2400 baud and suppresses all other higher frequency components generated in the correlation process. The output of the LPF is digitized by the hysteresis comparator. This eliminates the effects of correlator delay and false logic triggers due to noise. The digital receiver deserializes this data and outputs to the network layer for interpretation.



1.2.3 Coupling Circuit Reference Design

The coupling circuit couples low voltage signals from the CY8CLED16P01 to the powerline. The topology of this circuit is determined by the voltage on the powerline and design constraints mandated by powerline usage regulations.

Cypress provides reference designs for a range of powerline voltages including 110V/240V AC and 12V/24V AC/DC. The CY8CLED16P01 is capable of data communication over other AC/DC Powerlines as well with the appropriate external coupling circuit. The 110V AC and 240V AC designs are compliant to the following powerline usage regulations:


- FCC Part 15 for North America
- EN 50065-1:2001 for Europe

1.3 Network Protocol

Cypress's powerline optimized network protocol performs the functions of the data link, network, and transport layers in an ISO/OSI-equivalent model.

Figure 1-3. Powerline Network Protocol

Powerline Communication Solution



The network protocol implemented on the CY8CLED16P01 supports the following features:

- Bidirectional half duplex communication
- Master-slave or peer-to-peer network topologies
- Multiple masters on powerline network
- 8-bit logical addressing supports up to 256 powerline nodes
- 16-bit extended logical addressing supports up to 65536 powerline nodes
- 64-bit physical addressing supports up to 2⁶⁴ powerline nodes
- Individual, broadcast or group mode addressing
- Carrier Sense Multiple Access (CSMA)
- Full control over transmission parameters
 - □ Acknowledged
 - □ Unacknowledged
 - □ Repeated Transmit

1.3.1 CSMA and Timing Parameters

- CSMA The protocol provides the random selection of a period between 85 and 115 ms (out of seven possible values in this range). Within this period, the Band-In-Use (BIU) detector must indicate that the line is not in use, before attempting a transmission.
- BIU A Band-In-Use detector, as defined under CENELEC EN 50065-1, is active whenever a signal that exceeds 86 dBµVrms anywhere in the range 131.5 kHz to 133.5 kHz is present for at least 4 ms. This threshold can be configured for different end-system applications not requiring CENELEC compliance. The modem tries to retransmit after every 85 to 115 ms when the band is in use. The transmitter times out after 1.1 seconds to 3 seconds (depending on the noise on the Powerline) and generates an interrupt to indicate that the transmitter was unable to acquire the powerline.

1.3.2 Powerline Transceiver Packet

The powerline network protocol defines a Powerline Transceiver (PLT) packet structure, which is used for data transfers between nodes across the powerline. Packet formation and data transmission across the powerline network is implemented internally in the CY8CLED16P01.

A PLT packet is divided into a variable length header (minimum 6 bytes to maximum 20 bytes, depending on address type), variable length payload (minimum 0 bytes to maximum 31 bytes), and a packet CRC byte.

This packet (preceded by a one byte preamble "0xAB") is then transmitted by the powerline modem PHY and the external coupling circuit across the powerline.

The format of the PLT packet is shown in the following table.

Table 1-1. Powerline Transceiver (PLT) Packet Structure

| Byte Offset | Bit Offset | | | | | | | | |
|----------------|---|-------|---------|-----------------|---------------------|----------|--------------|---------|--|
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| 0x00 | SA Type | DA | Туре | Service Type | RSVD | RSVD | Response | RSVD | |
| 0x01 | (8-Bi | t Log | ical, 1 | | ation Ad ended L | | r 64-Bit Phy | rsical) | |
| 0x02 | Source Address (8-Bit Logical, 16-Bit Extended Logical or 64-Bit Physical) | | | | | | | | |
| 0x03 | | | | С | omman | d | | | |
| 0x04 | F | RSVD | | | Pa | iyload L | ength | | |
| 0x05 | | Sec | Num p | | Powe | rline Pa | cket Heade | r CRC | |
| 0x06 | | | | | | | | | |
| | Payload (0 to 31 Bytes) | | | | | | | | |
| | | | Powe | erline Tra | nsceive | r Packe | t CRC | | |



Table 1-3. Remote Commands


| Cmd ID | Command Name | Description | Payload (TX Data) | Response (RX Data) |
|--------|------------------------|--|--|---|
| 0x01 | SetRemote_TXEnable | Sets the TX Enable bit in the PLC Mode Register. Rest of the PLC Mode register is unaffected | 0 - Disable Remote TX 1 - Enable Remote TX | If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied) |
| 0x03 | SetRemote_ExtendedAddr | Set the Addressing to Extended Addressing Mode | 0 - Disable Extended Addressing 1 - Enable Extended Addressing | If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied) |
| 0x04 | SetRemote_LogicalAddr | Assigns the specified logical address to the remote PLC node | If Ext Address = 0, Payload = 8-bit Logical Address If Ext Address = 1, Payload = 16-bit Logical Address | If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied) |
| 0x05 | GetRemote_LogicalAddr | Get the Logical Address of the remote PLC node | None | If Remote TX Enable = 0, Response = None If Remote TX Enable = 1, {If Ext Address = 0, Response = 8-bit Logical Address If Ext Address = 1, Response = 16-bit Logical Address} |
| 0x06 | GetRemote_PhysicalAddr | Get the Physical Address of the remote PLC node | None | If Remote TX Enable = 0, Response = None If Remote TX Enable = 1, Response = 64-bit Physical Address |
| 0x07 | GetRemote_State | Request PLC_Mode Register content from a Remote PLC node | None | If Remote TX Enable = 0, Response = None If Remote TX Enable = 1, Response = Remote PLC Mode register |
| 0x08 | GetRemote_Version | Get the Version Number of the Remote Node | None | If TX Enable = 0, Response = None If TX Enable = 1, Response = Remote Version register |
| 0x09 | SendRemote_Data | Transmit data to a Remote Node. | Payload = Local TX Data | If Local Service Type = 0, Response = None If Local Service Type = 1, Response = Ack |
| 0x0A | RequestRemote_Data | Request data from a Remote Node | Payload = Local TX Data | If Local Service Type = 1, Response = Ack Then, the remote node host must send a ResponseRemote_Data command. The response must be completely transmitted within 1.5s of receiving the request. Otherwise, the requesting node will time out. |
| 0x0B | ResponseRemote_Data | Transmit response data to a Remote Node. | Payload = Local TX Data | None |
| 0x0C | SetRemote_BIU | Enables/Disables BIU functionality at the remote node | 0 - Enable Remote BIU 1 - Disable Remote BIU | If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied) |



2. High Brightness (HB) LED Controller

Figure 2-1. CY8CLED16P01: HB LED Controller

Powerline Communication Solution



The HB LED Controller is based on Cypress's EZ-Color™ technology. EZ-Color offers the ideal control solution for high brightness (HB) LED applications requiring intelligent dimming control. EZ-Color devices combine the power and flexibility of PSoC (Programmable System-on-Chip) with Cypress's PrISM™ (Precise Illumination Signal Modulation) modulation technology providing lighting designers a fully customizable and integrated lighting solution platform.

The CY8CLED16P01 supports up to 16 independent LED channels with up to 32 bits of resolution per channel, giving lighting designers the flexibility to choose the LED array size and color quality. PSoC Designer software, with lighting-specific user modules, significantly cuts development time and simplifies implementation of fixed color points through temperature and LED binning compensation. EZ-Color's virtually limitless analog and digital customization enable simple integration of features in addition to intelligent lighting, such as battery charging, image stabilization, and motor control during the development process. These features, along with Cypress's best-in-class quality and design support, make EZ-Color the ideal choice for intelligent HB LED control applications.

The list of functions that EZ-Color devices implement are:

- LED Dimming Modulation
- Pulse Density Modulation Techniques
 - □ DMX512
 - □ DALI
- Digital Communication for Lighting
- LED Temperature Compensation
- 3- and 4-Channel Color Mixing
 □ Including LED Binning Compensation
- Optical Feedback Algorithms

2.1 LED Dimming Modulation

The LED Dimming modulators are an important part of any HB LED application. All EZ-Color controllers are capable of three primary types of LED dimming modulations. These are:

- Pulse Width Modulation (PWM)
- Precise Illumination Signal Modulation (PrISM)
- Delta Sigma Modulated PWM (DSPWM)

PWM is among the most commonly used and conventional methods of modulation. It is straightforward to use and effective in practice. There are two additional techniques of modulation supported by EZ-Color that are superior to using the PWM alone:

- PrISM is a modulation technique that is developed and patented by Cypress. It results in reduced EMI as compared to the PWM technique while still providing adequate dimming control for LEDs.
- The Delta Sigma Modulated PWM technique provides higher resolution while using the same hardware resources as a conventional PWM.

LED dimming modulators use digital block resources. Digital blocks are configurable 8-bit digital peripherals. There are two types of digital blocks in the CY8CLED16P01: basic and communication. Usually, there are equal numbers of each. Any communication functions must be implemented using communication blocks but basic, noncommunication functions are implemented using either kind of block.

PWM and DSPWM modulators can have a dimming resolution of up to 16 bits. A PrISM modulator can theoretically have a dimming resolution of up to 32 bits, but the maximum recommended resolution for these modulators is 13 bits. This is because the output signal of a PrISM modulator has a frequency output range that increases with the resolution of the modulator. This increase in frequency output range is undesirable as it goes beyond the switching frequency of the current driver. Therefore, a resolution of 13 bits or lower is recommended for a PrISM modulator. Refer to application note AN47372, *PrISM Technology for LED Dimming* on http://www.cypress.com, for details.

To determine the number of digital blocks used by one PWM or PrISM modulator, use Equation 1. Note that a partial digital block cannot be used, so the result must always be rounded up. In Equation 1, n is the dimming resolution of the modulator. The resolution of dimming is determined by the color accuracy needed for the end application.

$$DigBlocks_{PWM,PRISM} = \frac{n}{8}$$
 Equation 1

[+] Feedback

Page 7 of 46



Equations 2 and 3 are used to determine how many digital blocks are needed by a DSPWM. The total dimming resolution of a DSPWM modulator is the total of the hardware PWM modulation resolution and extra resolution added by Delta Sigma modulation in the software. Equation 3 shows that the number of digital blocks needed is only determined by the hardware resolution.

$$DigBlocks_{DSPWM} = \frac{n_{HW}}{8}$$
 Equation 2

$$n_{Total} = n_{SW} + n_{HW}$$
 Equation 3

These equations show that more dimming resolution is achieved with a DSPWM modulator than with a PWM or PrISM modulator. A DSPWM modulator requires more code space and execution time to use.

Equations 1, 2, and 3 determine the number of digital blocks required by one modulator. The total number of blocks for all modulators is determined by adding up the digital blocks needed by each modulator used in the device.

The CY8CLED16P01 device has a variety of LED dimming configurations. Because it has 16 digital blocks, it can implement eight 16-bit PWM modulators, eight 12-bit PrISM modulators, or sixteen 12-bit DSPWM modulators (assuming the software resolution is 4 bits). As another example, it can implement four 10-bit PrISM modulators and still have 8 digital blocks left over to implement other digital functions.

The CY8CLED16P01 is a one-device solution for powerline communication and HB LED control. For an application that runs powerline communication and HB LED control simultaneously, the CY8CLED16P01 can implement four 16-bit PWM modulators, four 12-bit PrISM modulators, or eight 12-bit DSPWM modulators (assuming the software resolution is 4 bits).

2.2 Color Mixing Algorithm

Code algorithms to implement color mixing functionality work well with EZ-Color controllers. Color mixing algorithms convert a set of color coordinates that specify a color into the appropriate 8-bit dimming values for the LED dimming modulators. This enables the EZ-Color controller to be communicated on a higher level and maintain desired color and brightness levels.

The basic 3-channel color mixing firmware performing 8-bit LED dimming requires three 8-bit dimming blocks. The discussion on LED dimming modulation implies that it consumes three digital blocks. The addition of a simple temperature compensation algorithm using a thermistor consumes an additional digital block and analog block (for the ADC).

If the dimming resolution is increased, the number of digital blocks needed should be calculated accordingly.

2.3 LED Temperature Compensation

Many HB LED systems need to measure analog signals. One or more thermistors are often present to measure temperatures of the system and the LEDs. The CY8CLED16P01 measures an analog signal with an analog-to-digital converter (ADC). The device can implement a variety of flexible ADC implementations. The ADCs cover a wide range of resolutions and techniques and use varied number of digital and analog block resources. For help in selecting from this multitude of ADCs, refer to application note AN2239, *Analog – ADC Selection* on http://www.cypress.com. When designing with an EZ-Color device, the number of digital and analog blocks used by an ADC must be factored into the total number of digital and analog blocks that are used.

In a typical case, such as the 3-channel color mixing firmware IP developed by Cypress, the simple 8-bit incremental ADC is used. This module occupies one digital and one switched capacitor analog block.

Analog blocks come in two types: continuous time and switched capacitor blocks. The former enables continuous time functions such as comparators and programmable gain amplifiers. The switched capacitor blocks enable functions such as ADCs and filters.

Temperature sensors with an I^2C interface can also be used instead of raw thermistors, thereby eliminating the need for ADCs and complicated processing.

2.4 ColorLock Algorithm

ColorLock functionality uses feedback from an optical sensor in the system to adjust the LED dimming modulators correctly to "lock on" to a target color. This is similar to the concept of temperature compensation because it compensates for change in color. Instead of indirectly measuring change in color through temperature, it senses actual change in color and compensates for it.

The ColorLock algorithm implemented by Cypress requires the use of 10 digital blocks. Due to a 9-bit PrISM implementation, 6 digital blocks are used for dimming as in Equation 1. A 16-bit PWM and two 8-bit timers are also used to form the frame generator, pulse counter, and debounce counter.



2.5 Digital Communication

Most HB LED-based lighting systems require some form of digital communication to send and receive data to and from the light fixtures to control them. The CY8CLED16P01 is a one-device solution for HB LED lighting control and powerline communication. However, the CY8CLED16P01 supports several other data communication protocols, apart from powerline communication. These are listed in Table 2-1. Some of the hardware is dedicated for a protocol and does not use any digital blocks. Some protocols use digital blocks to implement the communication.

A DMX512 protocol receiver can be implemented using two digital blocks. This is a standard protocol that is common in stage and concert lighting systems. The receiver has a software programmable address and programmable number of channels that it can control. A typical DMX512 receiver implementation (developed by Cypress) controlling three LED channels consumes five digital blocks (three for the LED modulators).

Table 2-1. Digital Communication Resource Usage

| Data Protocol | Digital Blocks | Communication Digital Blocks |
|----------------------------------|----------------|---------------------------------|
| DMX512 (Receiver) | 2 | 1 |
| DALI (Slave) | 3 | 0 |
| I ² C Master or Slave | 0 | 0 |
| Half Duplex UART | 1 | 1 |
| SPI Master or Slave | 1 | 1 |

DALI is another lighting communication protocol that is common for large commercial buildings. The DALI slave can be implemented in EZ-Color consuming six digital blocks (three for the DALI slave and three to modulate 3 LED channels). The three blocks used to implement DALI need not be communication blocks as the Manchester encoding is performed in the software.

Apart from these specific lighting communication protocols, the industry standard communication protocols such as I²C, UART, and SPI can be implemented in any of the devices in the family. As examples, SPI can be used to interface to external WUSB devices, while I²C can be used to interface to external microcontrollers.

Table 2-1 also shows the number of digital block resources that each type of communication block consumes.

2.6 Other Functions

The CY8CLED16P01 is capable of functions other than those previously discussed. Most functions that can be implemented with a standard microcontroller can be also implemented with the CY8CLED16P01.

Similar to regular PSoC devices, the CY8CLED16P01 also has dynamic reconfiguration ability. This is a technique that enables the device's digital and analog resources to be reused for different functions that may not be available simultaneously. For instance, consider the application to remotely control LED color/intensity (with current feedback) over powerlines using the CY8CLED16P01 for both PLC and LED color control. The PLC functionality and the current feedback do not necessarily need to happen at the same time. Therefore, the digital and analog blocks that implement the PLC functionality can dynamically reconfigure into resources that implement current feedback. By doing this, the CY8CLED16P01 device gets more functionality out of a fixed number of resources than would otherwise be possible. The only constraint on this technique is the amount of Flash and SRAM size required for the code to implement these functions. For more details on dynamic reconfiguration, refer to application note AN2104, PSoC Dynamic Reconfiguration.




3.1.2 The Analog System

The analog system contains 12 configurable blocks, each containing an opamp circuit, enabling the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- Analog-to-digital converters (up to 4, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2, 4, 6, or 8 pole band pass, low pass, and notch)
- Amplifiers (up to 4, with selectable gain to 48x)
- Instrumentation amplifiers (up to 2, with selectable gain to 93x)
- Comparators (up to 4, with 16 selectable thresholds)
- DACs (up to 4, with 6- to 9-bit resolution)
- Multiplying DACs (up to 4, with 6- to 9-bit resolution)
- High current output drivers (4 with 40 mA drive as a Core Resource)
- 1.3V reference (as a System Resource)
- DTMF Dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one CT (continuous time) and two SC (switched capacitor) blocks, as shown in the Figure 3-4. on page 12.

Figure 3-4. Analog System Block Diagram





6. Designing with User Modules

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user selectable functions.

The PSoC development process can be summarized in the following four steps:

- 1. Select Components
- 2. Configure Components
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

6.1 Select Components

Both the system-level and chip-level views provide a library of prebuilt, pretested hardware peripheral components. In the system-level view, these components are called "drivers" and correspond to inputs (a thermistor, for example), outputs (a brushless DC fan, for example), communication interfaces (I²C-bus, for example), and the logic to control how they interact with one another (called valuators).

In the chip-level view, the components are called "user modules". User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and programmable system-on-chip varieties.

6.2 Configure Components

Each of the components you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a Pulse Width Modulator (PWM) User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

Both the system-level drivers and chip-level user modules are documented in data sheets that are viewed directly in the PSoC Designer. These data sheets explain the internal operation of the component and provide performance specifications. Each data sheet describes the use of each user module parameter or driver

property, and other information you may need to successfully implement your design.

6.3 Organize and Connect

You can build signal chains at the chip level by interconnecting user modules to each other and the IO pins, or connect system level inputs, outputs, and communication interfaces to each other with valuator functions.

In the system-level view, selecting a potentiometer driver to control a variable speed fan driver and setting up the valuators to control the fan speed based on input from the pot selects, places, routes, and configures a programmable gain amplifier (PGA) to buffer the input from the potentiometer, an analog to digital converter (ADC) to convert the potentiometer's output to a digital signal, and a PWM to control the fan.

In the chip-level view, perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

6.4 Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system.

Both system-level and chip-level designs generate software based on your design. The chip-level design provides application programming interfaces (APIs) with high level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed. The system-level design also generates a C $\mathtt{main}\left(\right)$ program that completely controls the chosen application and contains placeholders for custom code at strategic positions allowing you to further refine the software without disrupting the generated code.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the ICE where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



8.1 48-Pin Part Pinout


Table 8-2. 48-Pin Part Pinout (QFN)[3]

| Table 8- | | Part Pino | ut (QFN) | -1 |
|----------|---------|-----------|----------------|--|
| | | rpe | Pin Name | Description |
| Pin No. | Digital | Analog | | · |
| 1 | 10 | ! | P2[3] | Direct switched capacitor block input |
| 2 | 10 | - 1 | P2[1] | Direct switched capacitor block input |
| 3 | 10 | | P4[7] | |
| 4 | 10 | | P4[5] | |
| 5 | 10 | | P4[3] | |
| 6 | Ю | | P4[1] | |
| 7 | Res | erved | RSVD | Reserved |
| 8 | Ю | | P3[7] | |
| 9 | Ю | | P3[5] | |
| 10 | Ю | | P3[3] | |
| 11 | 10 | | P3[1] | |
| 12 | Ю | | P5[3] | |
| 13 | IO | | P5[1] | |
| 14 | 10 | | P1[7] | I2C Serial Clock (SCL) |
| 15 | 10 | | P1[5] | I2C Serial Data (SDA) |
| 16 | IO | | P1[3] | XTAL STABILITY. Connect a 0.1 uF |
| | _ | | | capacitor between the pin and VSS. |
| 17 | Ю | | P1[1] | Crystal (XTALin) ^[2] , I2C Serial Clock (SCL), ISSP-SCLK ^[1] |
| 18 | Po | wer | Vss | Ground connection. |
| 19 | Ю | | P1[0] | Crystal (XTALout) ^[2] , I2C Serial Data (SDA), ISSP-SDATA ^[1] |
| 20 | Ю | | P1[2] | |
| 21 | IO | | P1[4] | Optional External Clock Input (EXTCLK)[2] |
| 22 | 10 | | P1[6] | |
| 23 | 10 | | P5[0] | |
| 24 | IO | | P5[2] | |
| 25 | IO | | P3[0] | |
| 26 | Ю | | P3[2] | |
| 27 | 10 | | P3[4] | |
| 28 | Ю | | P3[6] | |
| 29 | In | put | XRES | Active high external reset with internal pull down |
| 30 | 10 | | P4[0] | |
| 31 | 10 | | P4[2] | |
| 32 | Ю | | P4[4] | |
| 33 | IO | | P4[6] | |
| 34 | | 0 | RXCOMP _OUT | Analog Output to external Low Pass Filter Circuitry |
| 35 | | I | RXCOMP _IN | Analog Input from external Low Pass Filter Circuitry |
| 36 | Analog | Ground | AGND | Analog Ground |
| 37 | 10 | | P2[6] | External Voltage Reference (VREF) |
| 38 | Res | erved | RSVD | Reserved |
| 39 | | erved | RSVD | Reserved |
| 40 | IO | IO | P0[4] | Analog column mux input and column output |
| 41 | - | ī | FSK IN | Analog FSK Input |
| 42 | Po | wer | Vdd | Supply Voltage |
| 43 | 10 | 1 | P0[7] | Analog column mux input |
| 44 | | erved | RSVD | Reserved |
| 45 | 1165 | O | FSK_OUT | Analog FSK Output |
| 46 | 10 | 1 | P0[1] | Analog column mux input |
| 46 | 0 | 1 | TX SHUT | Output to disable transmit circuitry in receive |
| 7 | J | | DOWN | output to disable transmit circuitry in receive mode Logic '0' - When the Modem is transmitting Logic '1' - When the Modem is not transmitting mitting |
| 48 | IO | | P2[5] | |
| | | | | |

LEGEND: A = Analog, I = Input, O = Output, and RSVD = Reserved (should be left unconnected).

Note

Figure 8-2. CY8CLED16P01 48-Pin PLC Device



^{3.} The QFN package has a center pad that must be connected to ground (Vss).



Table 9-1. Register Map Bank 0 Table: User Space (continued)

| Name | Addr (0,Hex) | Access |
|----------|-----------------|--------|----------|-----------------|--------|----------|-----------------|--------|----------|-----------------|--------|
| DCB02DR2 | 2A | RW | | 6A | | MUL1_DH | ÀÁ | R | MUL0_DH | ÈÀ | R |
| DCB02CR0 | 2B | # | | 6B | | MUL1_DL | AB | R | MUL0_DL | EB | R |
| DCB03DR0 | 2C | # | TMP_DR0 | 6C | RW | ACC1_DR1 | AC | RW | ACC0_DR1 | EC | RW |
| DCB03DR1 | 2D | W | TMP_DR1 | 6D | RW | ACC1_DR0 | AD | RW | ACC0_DR0 | ED | RW |
| DCB03DR2 | 2E | RW | TMP_DR2 | 6E | RW | ACC1_DR3 | AE | RW | ACC0_DR3 | EE | RW |
| DCB03CR0 | 2F | # | TMP_DR3 | 6F | RW | ACC1_DR2 | AF | RW | ACC0_DR2 | EF | RW |
| DBB10DR0 | 30 | # | ACB00CR3 | 70 | RW | RDI0RI | В0 | RW | | F0 | |
| DBB10DR1 | 31 | W | ACB00CR0 | 71 | RW | RDI0SYN | B1 | RW | | F1 | |
| DBB10DR2 | 32 | RW | ACB00CR1 | 72 | RW | RDI0IS | B2 | RW | | F2 | |
| DBB10CR0 | 33 | # | ACB00CR2 | 73 | RW | RDI0LT0 | В3 | RW | | F3 | |
| DBB11DR0 | 34 | # | ACB01CR3 | 74 | RW | RDI0LT1 | B4 | RW | | F4 | |
| DBB11DR1 | 35 | W | ACB01CR0 | 75 | RW | RDI0RO0 | B5 | RW | | F5 | |
| DBB11DR2 | 36 | RW | ACB01CR1 | 76 | RW | RDI0RO1 | B6 | RW | | F6 | |
| DBB11CR0 | 37 | # | ACB01CR2 | 77 | RW | | B7 | | CPU_F | F7 | RL |
| DCB12DR0 | 38 | # | ACB02CR3 | 78 | RW | RDI1RI | B8 | RW | | F8 | |
| DCB12DR1 | 39 | W | ACB02CR0 | 79 | RW | RDI1SYN | В9 | RW | | F9 | |
| DCB12DR2 | 3A | RW | ACB02CR1 | 7A | RW | RDI1IS | BA | RW | | FA | |
| DCB12CR0 | 3B | # | ACB02CR2 | 7B | RW | RDI1LT0 | ВВ | RW | | FB | |
| DCB13DR0 | 3C | # | ACB03CR3 | 7C | RW | RDI1LT1 | ВС | RW | 1 | FC | |
| DCB13DR1 | 3D | W | ACB03CR0 | 7D | RW | RDI1RO0 | BD | RW | 1 | FD | |
| DCB13DR2 | 3E | RW | ACB03CR1 | 7E | RW | RDI1RO1 | BE | RW | CPU_SCR1 | FE | # |
| DCB13CR0 | 3F | # | ACB03CR2 | 7F | RW | | BF | | CPU_SCR0 | FF | # |

Blank fields are Reserved and should not be accessed.

Access is bit specific.

Table 9-2. Register Map Bank 1 Table: Configuration Space

| Name | Addr (1,Hex) | Access | Name | Addr (1,Hex) | Access | Name | Addr (1,Hex) | Access | Name | Addr (1,Hex) | Access |
|---------|-----------------|--------|---------|-----------------|--------|----------|-----------------|--------|-----------|-----------------|--------|
| PRT0DM0 | 00 | RW | DBB20FN | 40 | RW | ASC10CR0 | 80 | RW | RDI2RI | CÒ | RW |
| PRT0DM1 | 01 | RW | DBB20IN | 41 | RW | ASC10CR1 | 81 | RW | RDI2SYN | C1 | RW |
| PRT0IC0 | 02 | RW | DBB20OU | 42 | RW | ASC10CR2 | 82 | RW | RDI2IS | C2 | RW |
| PRT0IC1 | 03 | RW | | 43 | | ASC10CR3 | 83 | RW | RDI2LT0 | C3 | RW |
| PRT1DM0 | 04 | RW | DBB21FN | 44 | RW | ASD11CR0 | 84 | RW | RDI2LT1 | C4 | RW |
| PRT1DM1 | 05 | RW | DBB21IN | 45 | RW | ASD11CR1 | 85 | RW | RDI2RO0 | C5 | RW |
| PRT1IC0 | 06 | RW | DBB21OU | 46 | RW | ASD11CR2 | 86 | RW | RDI2RO1 | C6 | RW |
| PRT1IC1 | 07 | RW | | 47 | | ASD11CR3 | 87 | RW | | C7 | |
| PRT2DM0 | 08 | RW | DCB22FN | 48 | RW | ASC12CR0 | 88 | RW | RDI3RI | C8 | RW |
| PRT2DM1 | 09 | RW | DCB22IN | 49 | RW | ASC12CR1 | 89 | RW | RDI3SYN | C9 | RW |
| PRT2IC0 | 0A | RW | DCB22OU | 4A | RW | ASC12CR2 | 8A | RW | RDI3IS | CA | RW |
| PRT2IC1 | 0B | RW | | 4B | | ASC12CR3 | 8B | RW | RDI3LT0 | СВ | RW |
| PRT3DM0 | 0C | RW | DCB23FN | 4C | RW | ASD13CR0 | 8C | RW | RDI3LT1 | CC | RW |
| PRT3DM1 | 0D | RW | DCB23IN | 4D | RW | ASD13CR1 | 8D | RW | RDI3RO0 | CD | RW |
| PRT3IC0 | 0E | RW | DCB23OU | 4E | RW | ASD13CR2 | 8E | RW | RDI3RO1 | CE | RW |
| PRT3IC1 | 0F | RW | | 4F | | ASD13CR3 | 8F | RW | | CF | |
| PRT4DM0 | 10 | RW | DBB30FN | 50 | RW | ASD20CR0 | 90 | RW | GDI_O_IN | D0 | RW |
| PRT4DM1 | 11 | RW | DBB30IN | 51 | RW | ASD20CR1 | 91 | RW | GDI_E_IN | D1 | RW |
| PRT4IC0 | 12 | RW | DBB30OU | 52 | RW | ASD20CR2 | 92 | RW | GDI_O_OU | D2 | RW |
| PRT4IC1 | 13 | RW | | 53 | | ASD20CR3 | 93 | RW | GDI_E_OU | D3 | RW |
| PRT5DM0 | 14 | RW | DBB31FN | 54 | RW | ASC21CR0 | 94 | RW | | D4 | |
| PRT5DM1 | 15 | RW | DBB31IN | 55 | RW | ASC21CR1 | 95 | RW | | D5 | |
| PRT5IC0 | 16 | RW | DBB31OU | 56 | RW | ASC21CR2 | 96 | RW | | D6 | |
| PRT5IC1 | 17 | RW | | 57 | | ASC21CR3 | 97 | RW | | D7 | |
| PRT6DM0 | 18 | RW | DCB32FN | 58 | RW | ASD22CR0 | 98 | RW | | D8 | |
| PRT6DM1 | 19 | RW | DCB32IN | 59 | RW | ASD22CR1 | 99 | RW | | D9 | |
| PRT6IC0 | 1A | RW | DCB32OU | 5A | RW | ASD22CR2 | 9A | RW | | DA | |
| PRT6IC1 | 1B | RW | | 5B | | ASD22CR3 | 9B | RW | | DB | |
| PRT7DM0 | 1C | RW | DCB33FN | 5C | RW | ASC23CR0 | 9C | RW | | DC | |
| PRT7DM1 | 1D | RW | DCB33IN | 5D | RW | ASC23CR1 | 9D | RW | OSC_GO_EN | DD | RW |
| PRT7IC0 | 1E | RW | DCB33OU | 5E | RW | ASC23CR2 | 9E | RW | OSC_CR4 | DE | RW |
| PRT7IC1 | 1F | RW | | 5F | | ASC23CR3 | 9F | RW | OSC_CR3 | DF | RW |
| DBB00FN | 20 | RW | CLK_CR0 | 60 | RW | | A0 | | OSC_CR0 | E0 | RW |
| DBB00IN | 21 | RW | CLK_CR1 | 61 | RW | | A1 | | OSC_CR1 | E1 | RW |
| DBB00OU | 22 | RW | ABF_CR0 | 62 | RW | | A2 | | OSC_CR2 | E2 | RW |
| | 23 | | AMD_CR0 | 63 | RW | | A3 | | VLT_CR | E3 | RW |
| DBB01FN | 24 | RW | | 64 | | | A4 | | VLT_CMP | E4 | R |

Blank fields are Reserved and should not be accessed.

Access is bit specific.



10.2 Operating Temperature

Table 10-3. Operating Temperature

| Symbol | Description | Min | Тур | Max | Units | Notes |
|----------------|----------------------|-----|-----|------|-------|--|
| T _A | Ambient Temperature | -40 | _ | +85 | °C | |
| TJ | Junction Temperature | -40 | - | +100 | | The temperature rise from ambient to junction is package specific. See Thermal Impedances on page 41. The user must limit the power consumption to comply with this requirement. |

10.3 DC Electrical Characteristics

10.3.1 DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-4. DC Chip-Level Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|-----------------|-----------------------------|------|-----|------|-------|--|
| Vdd | Supply Voltage | 4.75 | _ | 5.25 | V | |
| I _{DD} | Supply Current | - | 8 | 14 | | Conditions are 5.0V, T_A = 25°C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz. |
| V_{REF} | Reference Voltage (Bandgap) | 1.28 | 1.3 | 1.32 | V | Trimmed for appropriate Vdd. |

10.3.2 DC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature range: 4.75V to 5.25V and $-40^{\circ}\text{C} \leq \text{T}_{A} \leq 85^{\circ}\text{C}$. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-5. DC GPIO Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|------------------|-----------------------------------|--------------|-----|------|-------|--|
| R _{PU} | Pull Up Resistor | 4 | 5.6 | 8 | kΩ | |
| R _{PD} | Pull Down Resistor | 4 | 5.6 | 8 | kΩ | |
| V _{OH} | High Output Level | Vdd - 1.0 | ı | ı | V | IOH = 10 mA, (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined IOH budget. |
| V _{OL} | Low Output Level | _ | 1 | 0.75 | V | IOL = 25 mA, (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined IOL budget. |
| I _{OH} | High Level Source Current | 10 | _ | _ | mA | VOH = Vdd-1.0V, see the limitations of the total current in the note for VOH |
| I _{OL} | Low Level Source Current | 25 | _ | _ | mA | VOL = 0.75V, see the limitations of the total current in the note for VOL |
| V _{IL} | Input Low Level | - | - | 0.8 | V | |
| V _{IH} | Input High Level | 2.1 | - | | V | |
| V_{H} | Input Hysterisis | _ | 60 | - | mV | |
| I _{IL} | Input Leakage (Absolute Value) | _ | 1 | _ | nA | Gross tested to 1 μA. |
| C _{IN} | Capacitive Load on Pins as Input | _ | 3.5 | 10 | pF | Package and pin dependent. Temp = 25°C. |
| C _{OUT} | Capacitive Load on Pins as Output | _ | 3.5 | 10 | pF | Package and pin dependent. Temp = 25°C. |


Document Number: 001-49263 Rev. *E Page 26 of 46



Table 10-13. AC Chip-Level Specifications (continued)

| Symbol | Description | Min | Тур | Max | Units | Notes |
|-------------------------|---|------|--------|------|-------|--|
| F _{32K_U} | Internal Low Speed Oscillator (ILO) Untrimmed Frequency | 5 | - | - | kHz | After a reset and before the m8c starts to run, the ILO is not trimmed. See the System Resets section of the PSoC Technical Reference Manual for details on timing this. |
| F _{PLL} | PLL Frequency | _ | 23.986 | _ | MHz | A multiple (x732) of crystal frequency. |
| Jitter24M2 | 24 MHz Period Jitter (PLL) | - | _ | 600 | ps | |
| T _{PLLSLEW} | PLL Lock Time | 0.5 | _ | 10 | ms | |
| T _{PLLSLEWLOW} | PLL Lock Time for Low Gain Setting | 0.5 | _ | 50 | ms | |
| T _{OS} | External Crystal Oscillator Startup to 1% | _ | 250 | 500 | ms | |
| Tosacc | External Crystal Oscillator Startup to 100 ppm | - | 300 | 600 | ms | The crystal oscillator frequency is within 100 ppm of its final value by the end of the T_{OSACC} period. Correct operation assumes a properly loaded 1 μ W maximum drive level 32.768 kHz crystal40°C \leq $T_A \leq$ 85°C. |
| Jitter32k | 32 kHz Period Jitter | _ | 100 | | ns | |
| T _{XRST} | External Reset Pulse Width | 10 | _ | _ | μS | |
| DC24M | 24 MHz Duty Cycle | 40 | 50 | 60 | % | |
| DC _{ILO} | Internal Low Speed Oscillator Duty Cycle | 20 | 50 | 80 | % | |
| Step24M | 24 MHz Trim Step Size | _ | 50 | _ | kHz | |
| Fout48M | 48 MHz Output Frequency | 46.8 | 48.0 | 49.2 | MHz | Trimmed using factory trim values. |
| Jitter24M1 | 24 MHz Period Jitter (IMO) | _ | 600 | | ps | |
| F _{MAX} | Maximum frequency of signal on row input or row output. | _ | _ | 12.3 | MHz | |
| SR _{POWER_UP} | Power Supply Slew Rate | - | _ | 250 | V/ms | Vdd slew rate during power up. |
| T _{POWERUP} | Time from end of POR to CPU executing code | - | 16 | 100 | ms | Power up from 0V. See the System Resets section of the PSoC Technical Reference Manual. |

Figure 10-1. PLL Lock Timing Diagram








Figure 10-6. GPIO Timing Diagram

10.4.3 AC Operational Amplifier Specifications

Table 10-15 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$. Typical parameters apply to 5V at $25^{\circ}C$ and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Table 10-15. 5V AC Operational Amplifier Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|-------------------|--|------|-----|------|----------|-------|
| T _{ROA} | Rising Settling Time to 0.1% for a 1V Step (10 pF load, Unity Gain) | | | | | |
| | Power = Low, Opamp Bias = Low | _ | - | 3.9 | μS | |
| | Power = Medium, Opamp Bias = High | _ | _ | 0.72 | μS | |
| | Power = High, Opamp Bias = High | _ | _ | 0.62 | μS | |
| T _{SOA} | Falling Settling Time to 0.1% for a 1V Step (10 pF load, Unity Gain) | | | | | |
| | Power = Low, Opamp Bias = Low | _ | _ | 5.9 | μS | |
| | Power = Medium, Opamp Bias = High | _ | _ | 0.92 | μS | |
| | Power = High, Opamp Bias = High | _ | _ | 0.72 | μS | |
| SR _{ROA} | Rising Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain) | | | | | |
| | Power = Low, Opamp Bias = Low | 0.15 | _ | _ | V/μs | |
| | Power = Medium, Opamp Bias = High | 1.7 | _ | _ | V/μs | |
| | Power = High, Opamp Bias = High | 6.5 | - | _ | V/μs | |
| SR _{FOA} | Falling Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain) | | | | | |
| | Power = Low, Opamp Bias = Low | 0.01 | _ | _ | V/μs | |
| | Power = Medium, Opamp Bias = High | 0.5 | _ | _ | V/μs | |
| | Power = High, Opamp Bias = High | 4.0 | - | _ | V/μs | |
| BW _{OA} | Gain Bandwidth Product | | | | | |
| | Power = Low, Opamp Bias = Low | 0.75 | - | _ | MHz | |
| | Power = Medium, Opamp Bias = High | 3.1 | _ | _ | MHz | |
| | Power = High, Opamp Bias = High | 5.4 | _ | _ | MHz | |
| E _{NOA} | Noise at 1 kHz (Power = Medium, Opamp Bias = High) | _ | 100 | _ | nV/rt-Hz | |

When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1k resistance and the external capacitor.



10.4.5 AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-17. AC Digital Block Specifications

| Function | Description | Min | Тур | Max | Units | Notes |
|-------------------------|--|-------------------|-----|------|-------|---|
| All Functions | Maximum Block Clocking Frequency | | | 49.2 | MHz | |
| Timer | Capture Pulse Width | 50 ^[9] | _ | _ | ns | |
| | Maximum Frequency, No Capture | - | _ | 49.2 | MHz | |
| | Maximum Frequency, With Capture | _ | _ | 24.6 | MHz | |
| Counter | Enable Pulse Width | 50 ^[9] | _ | _ | ns | |
| | Maximum Frequency, No Enable Input | _ | _ | 49.2 | MHz | |
| | Maximum Frequency, Enable Input | _ | _ | 24.6 | MHz | |
| Dead Band | Kill Pulse Width: | | | | | |
| | Asynchronous Restart Mode | 20 | _ | _ | ns | |
| | Synchronous Restart Mode | 50 ^[9] | _ | _ | ns | |
| | Disable Mode | 50 ^[9] | _ | _ | ns | |
| | Maximum Frequency | _ | _ | 49.2 | MHz | |
| CRCPRS (PRS Mode) | Maximum Input Clock Frequency | _ | - | 49.2 | MHz | |
| CRCPRS (CRC Mode) | Maximum Input Clock Frequency | _ | _ | 24.6 | MHz | |
| SPIM | Maximum Input Clock Frequency | _ | - | 8.2 | MHz | Maximum data rate at 4.1 MHz due to 2 x over clocking. |
| SPIS | Maximum Input Clock Frequency | - | _ | 4.1 | MHz | |
| | Width of SS_ Negated Between Transmissions | 50 ^[8] | _ | _ | ns | |
| Transmitter | Maximum Input Clock Frequency Vdd ≥ 4.75V, 2 Stop Bits | _ | - | 24.6 | MHz | Maximum data rate at 3.08 MHz due to 8 x over clocking. |
| | | _ | _ | 49.2 | MHz | Maximum data rate at 6.15 MHz due to 8 x over clocking. |
| Receiver | Maximum Input Clock Frequency Vdd ≥ 4.75V, 2 Stop Bits | _ | _ | 24.6 | MHz | Maximum data rate at 3.08 MHz due to 8 x over clocking. |
| | | _ | _ | 49.2 | MHz | Maximum data rate at 6.15 MHz due to 8 x over clocking. |

Note
8. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



10.4.6 AC Analog Output Buffer Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-18. 5V AC Analog Output Buffer Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|-------------------|---|--------------|--------|------------|--------------------------|-------|
| T _{ROB} | Rising Settling Time to 0.1%, 1V Step, 100 pF Load Power = Low Power = High | _ _ | | 4 4 | μ S μ S | |
| T _{SOB} | Falling Settling Time to 0.1%, 1V Step, 100 pF Load Power = Low Power = High | 1 1 | | 3.4 3.4 | μ s μ s | |
| SR _{ROB} | Rising Slew Rate (20% to 80%), 1V Step, 100 pF Load Power = Low Power = High | 0.5 0.5 | _ _ | _ _ | V/μs V/μs | |
| SR _{FOB} | Falling Slew Rate (80% to 20%), 1V Step, 100 pF Load Power = Low Power = High | 0.55 0.55 | _ _ | _ _ | V/μs V/μs | |
| BW _{OB} | Small Signal Bandwidth, 20mV _{pp} , 3 dB BW, 100 pF Load Power = Low Power = High | 0.8 0.8 | _ _ | _ _ | MHz MHz | |
| BW _{OB} | Large Signal Bandwidth, 1V _{pp} , 3 dB BW, 100 pF Load Power = Low Power = High | 300 300 | _ _ | _ _ | kHz kHz | |

10.4.7 AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}\text{C} \le T_A \le 85^{\circ}\text{C}$. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-19. 5V AC External Clock Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|---------------------|------------------------|-------|-----|------|-------|-------|
| F _{OSCEXT} | Frequency | 0.093 | ı | 24.6 | MHz | |
| _ | High Period | 20.6 | ı | 5300 | ns | |
| _ | Low Period | 20.6 | ı | ı | ns | |
| _ | Power Up IMO to Switch | 150 | _ | _ | μs | |

10.4.8 AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-20. AC Programming Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|---------------------|--|-----|-----|-----|-------|-------|
| T _{RSCLK} | Rise Time of SCLK | 1 | _ | 20 | ns | |
| T _{FSCLK} | Fall Time of SCLK | 1 | _ | 20 | ns | |
| T _{SSCLK} | Data Setup Time to Falling Edge of SCLK | 40 | _ | _ | ns | |
| T _{HSCLK} | Data Hold Time from Falling Edge of SCLK | 40 | _ | _ | ns | |
| F _{SCLK} | Frequency of SCLK | 0 | _ | 8 | MHz | |
| T _{ERASEB} | Flash Erase Time (Block) | - | 10 | _ | ms | |
| T _{WRITE} | Flash Block Write Time | _ | 40 | _ | ms | |

Document Number: 001-49263 Rev. *E Page 36 of 46



Table 10-20. AC Programming Specifications (continued)

| Symbol | Description | Min | Тур | Max | Units | Notes |
|---------------------------|--|-----|-----|--------------------|-------|--|
| T _{DSCLK} | Data Out Delay from Falling Edge of SCLK | _ | _ | 45 | ns | |
| T _{ERASEALL} | Flash Erase Time (Bulk) | - | 80 | _ | ms | Erase all Blocks and protection fields at once |
| T _{PROGRAM_HOT} | Flash Block Erase + Flash Block Write Time | _ | _ | 100 ^[9] | ms | 0°C <= Tj <= 100°C |
| T _{PROGRAM_COLD} | Flash Block Erase + Flash Block Write Time | - | _ | 200 ^[9] | ms | -40°C <= Tj <= 0°C |


10.4.9 AC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C ≤ T_A ≤ 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10-21. AC Characteristics of the I²C SDA and SCL Pins

| Cumah al | Standard Mode Fast Mo | | t Mode Units | | Notes | | |
|-----------------------|--|-----|--------------|---------------------|-------|-------|-------|
| Symbol | Description | Min | Max | Min | Max | Units | Notes |
| F _{SCLI2C} | SCL Clock Frequency | 0 | 100 | 0 | 400 | kHz | |
| T _{HDSTAI2C} | Hold Time (repeated) START Condition. After this period, the first clock pulse is generated. | 4.0 | - | 0.6 | _ | μS | |
| T _{LOWI2C} | LOW Period of the SCL Clock | 4.7 | _ | 1.3 | - | μS | |
| T _{HIGHI2C} | HIGH Period of the SCL Clock | 4.0 | _ | 0.6 | = | μS | |
| T _{SUSTAI2C} | Setup Time for a Repeated START Condition | 4.7 | _ | 0.6 | - | μS | |
| T _{HDDATI2C} | Data Hold Time | 0 | _ | 0 | - | μS | |
| T _{SUDATI2C} | Data Setup Time | 250 | _ | 100 ^[10] | - | ns | |
| T _{SUSTOI2C} | Setup Time for STOP Condition | 4.0 | _ | 0.6 | - | μS | |
| T _{BUFI2C} | Bus Free Time Between a STOP and START Condition | 4.7 | - | 1.3 | _ | μS | |
| T _{SPI2C} | Pulse Width of spikes are suppressed by the input filter | _ | - | 0 | 50 | ns | |

Figure 10-9. Definition for Timing for Fast/Standard Mode on the I²C Bus Packaging Dimensions



Notes

Not the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com for more information.
 10. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If this device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.




11. Packaging Information

This section illustrates the packaging specifications for the CY8CLED16P01 PLC device, along with the thermal impedances for each package, and the typical package capacitance on crystal pins.

Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at http://www.cypress.com/design/MR10161.

11.1 Packaging Dimensions

Figure 11-1. 28-Pin (210-Mil) SSOP



Document Number: 001-49263 Rev. *E



SIDE VIEW TOP VIEW BOTTOM VIEW △ 0.08 C 1.00 MAX. 6.90 7.10 -0.05 MAX. 0.80 MAX. -<u>6.70</u> 6.80 0.23±0.05 0.20 REF. PIN1 ID 0.20 R. 2 <u>0.</u>45 0.80 DIA. 6.90 7.10 SOLDERABLE 6.70 6.80 5.45 5.55 ÊXPÐSED 5.1 0.30-0.45 0.42±0.1B - 0.50 (4X) 5.45 5.55 c -

Figure 11-2. 48-Pin (7x7 mm) QFN

NOTES:

- 1. XX HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.13g
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
- 5. PACKAGE CODE

| PART# | DESCRIPTION |
|-------|-------------|
| LF48A | STANDARD |
| LY48A | LEAD FREE |

001-12919 *A

Important Note For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.

Important Note Pinned vias for thermal conduction are not required for the low-power PSoC devices.



11.1 Thermal Impedances

Table 11-1. Thermal Impedances per Package

| Package | Typical $\theta_{JA}^{[11]}$ |
|------------------------|------------------------------|
| 28 SSOP | 94°C/W |
| 48 QFN ^[12] | 28°C/W |
| 100 TQFP | 50°C/W |

11.2 Capacitance on Crystal Pins

Table 11-2. Typical Package Capacitance on Crystal Pins

| Package | Package Capacitance |
|----------|---------------------|
| 28 SSOP | 2.8 pF |
| 48 QFN | 1.8 pF |
| 100 TQFP | 3.1 pF |

11.3 Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 11-3. Solder Reflow Peak Temperature

| Package | Minimum Peak Temperature ^[13] | Maximum Peak Temperature |
|----------|--|--------------------------|
| 28 SSOP | 240°C | 260°C |
| 48 QFN | 220°C | 260°C |
| 100 TQFP | 220°C | 260°C |

Notes

[+] Feedback

^{11.} T_J = T_A + POWER × θ_{JA}
12. To achieve the thermal impedance specified for the QFN package, the center thermal pad should be soldered to the PCB ground plane.
13. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5°C with Sn-Pb or 245 ± 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



12. Development Tool Selection

12.1 Software

12.1.1 PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for years. PSoC Designer is available free of charge at http://www.cypress.com. PSoC Designer comes with a free C compiler.

12.1.2 PSoC Programmer

PSoC Programmer is a very flexible programming application. It is used on the bench in development and is also suitable for factory programming. PSoC Programmer works either in a standalone configuration or operates directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com/psocprogrammer.

12.2 Development Kits

All development kits are sold at the Cypress Online Store.

12.2.1 CY3276-Programmable HV PLC + EZ-Color™ Development Kit

The CY3276 is used for prototyping and development on the CY8CLED16P01 with PSoC Designer. This kit supports in-circuit emulation. The software interface enables users to run, halt, and single-step the processor and view the content of specific memory locations. PSoC Designer also supports the advanced emulation features. The hardware contains the high voltage coupling circuit for 110 VAC to 240 VAC powerline, which is compliant with the CENELEC/FCC standards. This board also has an onboard switch mode power supply. The kit includes:

- One High Voltage (110 to 230VAC) PLC Board. Cypress recommends that a user purchases two CY3276 kits to set up a two-node PLC subsystem for evaluation and development.
- LED Daughter Card
- CY8CLED16P01-OCD (100 TQFP)
- Software CD
- Supporting Literature
- MiniProg1

12.2.2 CY3277-Programmable LV PLC + EZ-Color Development Kit

The CY3277-PLC is used for prototyping and development on the CY8CLED16P01 with PSoC Designer. This kit supports in-circuit emulation. The software interface enables users to run, halt, and single-step the processor and view the content of specific memory locations. PSoC Designer also supports advanced emulation features. The hardware contains the low voltage coupling circuit for 12-24V AC/DC powerline. The kit includes:

- One Low Voltage (12 to 24V AC/DC) PLC Board. Cypress recommends that a user purchases two CY3275 kits to set up a two-node PLC subsystem for evaluation and development
- LED Daughter Card
- CY8CLED16P01-OCD (100 TQFP)
- Software CD
- Supporting Literature
- MiniProg1

12.2.3 CY3250-PLC Pod Kits

The CY3250-PLC Pod Kits are essential for development purposes as they provide the users a medium to emulate and debug their designs. The pod kits are available for all the available footprints. The details are:

- CY3250-LED16P01NQ One SSOP Pod (CY8CLED16P01-OCD), Two 28-SSOP Feet, One 3250-Flex Cable, One 28-SSOP Foot Mask
- CY3250-LED16P01QFN One QFN Pod (CY8CLED16P01-OCD), Two 48-QFN Feet, One 3250-Flex Cable
- CY3250-LED16P01NQ-POD Two SSOP Pods (CY8CLED16P01-OCD)
- CY3250-LED16P01QFN-POD Two QFN Pods (CY8CLED16P01-OCD)

12.2.4 CY3215-DK Basic Development Kit

The CY3215-DK is used for prototyping and development with PSoC Designer. This kit can be used in conjunction with the PLC kits to support in-circuit emulation. The software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer also supports the advanced emulation features. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples