



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	18MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc972fdh-129

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

8-bit microcontroller with accelerated two-clock 80C51 core

4. Block diagram



Table 4.Special function registers ...continued* indicates SFRs that are bit addressable. P89LPC9

7X	Name	Description	SFR	Bit functions and addresses						Reset value			
			addr.	MSB							LSB	Hex	Binary
	FMCON	Program flash control (Read)	E4H	BUSY	-	-	-	HVA	HVE	SV	OI	70	0111 0000
		Program flash control (Write)	E4H	FMCMD. 7	FMCMD. 6	FMCMD. 5	FMCMD. 4	FMCMD. 3	FMCMD. 2	FMCMD. 1	FMCMD. 0		
	FMDATA	Program flash data	E5H									00	0000 000 0
	I2ADR	I ² C-bus slave address register	DBH	I2ADR.6	I2ADR.5	I2ADR.4	I2ADR.3	I2ADR.2	I2ADR.1	I2ADR.0	GC	00	0000 000 0
_			Bit address	DF	DE	DD	DC	DB	DA	D9	D8		
All informati	I2CON*	l ² C-bus control register	D8H	-	I2EN	STA	STO	SI	AA	-	CRSEL	00	x000 00x
on provided	I2DAT	l ² C-bus data register	DAH										
in this document is subject to legal disclai	I2SCLH	Serial clock generator/SCL duty cycle register high	DDH									00	0000 000 0
	I2SCLL	Serial clock generator/SCL duty cycle register low	DCH									00	0000 000 0
ers.	I2STAT	l ² C-bus status register	D9H	STA.4	STA.3	STA.2	STA.1	STA.0	0	0	0	F8	1111 100
			Bit address	AF	AE	AD	AC	AB	AA	A9	A8		
	IEN0*	Interrupt enable 0	A8H	EA	EWDRT	EBO	ES/ESR	ET1	EX1	ET0	EX0	00	0000 000 0
			Bit address	EF	EE	ED	EC	EB	EA	E9	E8		
© NXP B.V. 2	IEN1*	Interrupt enable 1	E8H	-	EST	-	EXTIM	ESPI	EC	EKBI	EI2C	00 <u>[2]</u>	00x0 000
			Bit address	BF	BE	BD	BC	BB	BA	B9	B8		
2010. All rigt	IP0*	Interrupt priority 0	B8H	-	PWDRT	РВО	PS/PSR	PT1	PX1	PT0	PX0	00 <u>[2]</u>	x000 000
nts reserve	IP0H	Interrupt priority 0 high	B7H	-	PWDRTH	PBOH	PSH/ PSRH	PT1H	PX1H	PT0H	PX0H	00 <u>[2]</u>	x000 000

NXP Semiconductors

8-bit microcontroller with accelerated two-clock 80C51 core P89LPC970/971/972

NXP Semiconductors

P89LPC970/971/972

8-bit microcontroller with accelerated two-clock 80C51 core



Product data sheet

7.16.1.3 Input-only configuration

The input-only port configuration has no output drivers. It is a Schmitt trigger input that also has a glitch suppression circuit.

7.16.1.4 Push-pull output configuration

The push-pull output configuration has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port latch contains a logic 1. The push-pull mode may be used when more source current is needed from a port output. A push-pull port pin has a Schmitt triggered input that also has a glitch suppression circuit. The P89LPC970/971/972 device has high current source on eight pins in push-pull mode. See <u>Table 10 "Limiting values"</u>.

7.16.2 Port 0 analog functions

The P89LPC970/971/972 incorporates two Analog Comparators. In order to give the best analog function performance and to minimize power consumption, pins that are being used for analog functions must have the digital outputs and digital inputs disabled.

Digital outputs are disabled by putting the port output into the input-only (high-impedance) mode.

Digital inputs on Port 0 may be disabled through the use of the PT0AD register, bits 1:5. On any reset, PT0AD[1:5] defaults to logic 0s to enable digital functions.

7.16.3 Additional port features

After power-up, all pins are in input-only mode. Please note that this is different from the LPC76x series of devices.

- After power-up, all I/O pins except P1.5, may be configured by software.
- Pin P1.5 is input only. Pins P1.2 and P1.3 are configurable for either input-only or open-drain.

Every output on the P89LPC970/971/972 has been designed to sink typical LED drive current. However, there is a maximum total output current for all ports which must not be exceeded. Please refer to <u>Table 11 "Static characteristics"</u> for detailed specifications.

All ports pins that can function as an output have slew rate controlled outputs to limit noise generated by quickly switching output signals. The slew rate is factory-set to approximately 10 ns rise and fall times.

7.16.4 Pin remap

This feature allows the functions of UART/I2C/SPI to be remapped to other pins. Configuration register controls the multiplexers to allow connection between the pins and the on chip peripherals. See <u>Table 8 "SPI/I2C/UART pin remap"</u>.

UART/I2C/SPI, each has two options of pin configuration: primary pin map and alternative pin map. After reset, UART/I2C/SPI chooses the primary pin map as default. User can adjust to the alternative pin map through configuring PINCON register according to the application.

Please refer to P89LPC970/971/972 User manual for detail configurations.

7.17.2 Power-on detection

The Power-on detect has a function similar to the brownout detect, but is designed to work as power comes up initially to ensure that the device is reset from Power-on. The POF flag in the RSTSRC register is set to indicate an initial power-up condition. The POF flag will remain set until cleared by software.

7.17.3 Power reduction modes

The P89LPC970/971/972 supports three different power reduction modes. These modes are Idle mode, Power-down mode, and total Power-down mode.

7.17.3.1 Idle mode

Idle mode leaves peripherals running in order to allow them to activate the processor

when an interrupt is generated. Any enabled interrupt source or reset may terminate Idle mode.

7.17.3.2 Power-down mode

The Power-down mode stops the oscillator in order to minimize power consumption. Brownout detection circuitry is disabled. The P89LPC970/971/972 exits Power-down mode via any reset, or certain interrupts.

Some chip functions continue to operate and draw power during Power-down mode, increasing the total power used during power-down. These include: Brownout detect, watchdog timer, comparators and RTC/system timer (note that watchdog timer, comparators and RTC/system timer can be powered down separately). The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock and the RTC is enabled.

7.17.3.3 Total Power-down mode

The total Power-down mode is a deeper power reduction mode. Brownout detection circuitry and analog comparators are disabled, as well as the internal RC oscillator.

Please use an external low frequency clock or 25 kHz watchdog oscillator to achieve low power with the RTC running during power-down.

7.17.4 Regulators

Internal regulators can be adjusted automatically to minimize power consumption during different power reduction modes. In Normal or Idle modes, power consumption can be further reduced by configuring PMUCON register.

In Normal or Idle mode, regulators have two operation modes: High-speed mode and Low current mode.

The regulators can be configured to Low current mode to reduce the power consumption.

After power-on-reset, internal regulators enter into High-speed mode as default. PMUCON register is used to configure the regulators operation modes. LPMOD bit is used to select the regulator's mode and HCOK bit indicates whether the switch completed or not. When switching back to high speed mode, first clear LPMOD bit to select high speed mode, then check HCOK bit. If HCOK bit turns to '1', it means the switch was completed.

7.18 Reset

The P1.5/RST pin can function as either a LOW-active reset input or as a digital input, P1.5. The Reset Pin Enable (RPE) bit in UCFG1, when set to logic 1, enables the external reset input function on P1.5. When cleared, P1.5 may be used as an input pin.

Remark: During a power-up sequence, the RPE selection is overridden and this pin always functions as a reset input. **An external circuit connected to this pin should not hold this pin LOW during a power-on sequence as this will keep the device in reset.** After power-up this pin will function as defined by the RPE bit. Only a power-up reset will temporarily override the selection defined by RPE bit. Other sources of reset will not override the RPE bit.

Reset can be triggered from the following sources:

- External reset pin (during power-up or if user configured via UCFG1)
- Power-on detect
- Brownout detect
- Watchdog timer
- Software reset
- UART break character detect reset

For every reset source, there is a flag in the Reset Register, RSTSRC. The user can read this register to determine the most recent reset source. These flag bits can be cleared in software by writing a logic 0 to the corresponding bit. More than one flag bit may be set:

- During a power-on reset, both POF and BOF are set but the other flag bits are cleared.
- A Watchdog reset is similar to a power-on reset, both POF and BOF are set but the other flag bits are cleared.
- For any other reset, previously set flag bits that have not been cleared will remain set.

7.18.1 Reset vector

Following reset, the P89LPC970/971/972 will fetch instructions from either address 0000H or the Boot address. The Boot address is formed by using the boot vector as the high byte of the address and the low byte of the address = 00H.

The boot address will be used if a UART break reset occurs, or the non-volatile boot status bit (BOOTSTAT.0) = 1, or the device is forced into ISP mode during power-on (see *P89LPC970/971/972 User manual*). Otherwise, instructions will be fetched from address 0000H.

7.19 Timers/counters 0 and 1

The P89LPC970/971/972 has two general purpose counter/timers which are upward compatible with the standard 80C51 Timer 0 and Timer 1. Both can be configured to operate either as timers or event counters. An option to automatically toggle the T0 or T1 pins upon timer overflow has been added.

In the 'Timer' function, the register is incremented every machine cycle.

In the 'Counter' function, the register is incremented in response to a 1-to-0 transition at its corresponding count input pin, T0 or T1. In this function, the count input is sampled once during every machine cycle.

Timer 0 and Timer 1 have five operating modes (Modes 0, 1, 2, 3 and 6). Modes 0, 1, 2 and 6 are the same for both Timers/Counters. Mode 3 is different.

7.19.1 Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. In this mode, the Timer register is configured as a 13-bit register. Mode 0 operation is the same for Timer 0 and Timer 1.

7.19.2 Mode 1

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register are used.

7.19.3 Mode 2

Mode 2 configures the Timer register as an 8-bit Counter with automatic reload. Mode 2 operation is the same for Timer 0 and Timer 1.

7.19.3.1 Mode 3

When Timer 1 is in Mode 3 it is stopped. Timer 0 in Mode 3 forms two separate 8-bit counters and is provided for applications that require an extra 8-bit timer. When Timer 1 is in Mode 3 it can still be used by the serial port as a baud rate generator.

7.19.3.2 Mode 6

In this mode, the corresponding timer can be changed to a PWM with a full period of 256 timer clocks.

7.19.4 Timer overflow toggle output

Timers 0 and 1 can be configured to automatically toggle a port output whenever a timer overflow occurs. The same device pins that are used for the T0 and T1 count inputs are also used for the timer toggle outputs. The port outputs will be a logic 1 prior to the first timer overflow when this mode is turned on.

7.20 Timers/counters 2, 3 and 4

The P89LPC970/971/972 has three external 16-bit timer/counters. All can be configured to operate either as timers or event counters. An option to automatically toggle pin Tx (x = 2, 3 or 4) upon timer overflow has been added.

In the 'Timer' function, the register is incremented every PCLK.

In the 'Counter' function, the register is incremented in response to a 1-to-0 transition at its corresponding count input pin (T2/T3 /T4). In this function, the count input is sampled once during every machine cycle.

Only external Timer 2/3/4 has the external input pin TxEX (x = 2, 3 or 4). A 1-to-0 transition on this pin can trigger a reload or capture event.

Timer 2, Timer 3 and Timer 4 have three operating modes (Modes 0, 1 and 2).

7.20.1 Mode 0: 16-bit timer/counter with auto-reload

Mode 0 configures the timer register as an 16-bit Timer/counter with automatic reload. An overflow upon the timer or a 1-to-0 transition at TxEX pin can cause the reload event.

7.20.2 Mode 1: 16-bit timer/counter with input capture

Mode 1 configures the timer register as an 16-bit Timer/counter with input capture. A 1-to-0 transition at TxEX pin can cause the capture event.

7.20.3 Mode 2: 16-bit PWM mode

In this mode, the corresponding timer can be changed to a 16-bit PWM generator with adjustable duty cycle. In this mode, the corresponding timer can be changed to a 16-bit PWM generator with adjustable duty cycle and adjustable full period (from 0, theoretically, to 131072).

7.20.4 Timer overflow toggle output

Timers 2, 3 and 4 can be configured to automatically toggle a port output whenever a timer overflow occurs. The same device pins that are used for the T2, T3 and T4 count inputs are also used for the timer toggle outputs. The port outputs will be a logic 1 prior to the first timer overflow when this mode is turned on.

7.21 RTC/system timer

The P89LPC970/971/972 has a simple RTC that allows a user to continue running an accurate timer while the rest of the device is powered down. The RTC can be a wake-up or an interrupt source. The RTC is a 23-bit down counter comprised of a 7-bit prescaler and a 16-bit loadable down counter. When it reaches all logic 0s, the counter will be reloaded again and the RTCF flag will be set. The clock source for this counter can be either the CPU clock (CCLK) or the XTAL oscillator. Only power-on reset and watchdog reset will reset the RTC and its associated SFRs to the default state.

The 16-bit loadable counter portion of the RTC is readable by reading the RTCDATL and RTCDATH registers.

7.22 UART

The P89LPC970/971/972 has an enhanced UART that is compatible with the conventional 80C51 UART except that Timer 2 overflow cannot be used as a baud rate source. The P89LPC970/971/972 does include an independent baud rate generator. The baud rate can be selected from the oscillator (divided by a constant), Timer 1 overflow, or the independent baud rate generator. In addition to the baud rate generation, enhancements over the standard 80C51 UART include Framing Error detection, automatic address recognition, selectable double buffering and several interrupt options. The UART can be operated in four modes: shift register, 8-bit UART, 9-bit UART, and CPU clock/32 or CPU clock/16.

7.22.1 Mode 0

Serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are transmitted or received, LSB first. The baud rate is fixed at $\frac{1}{16}$ of the CPU clock frequency.

7.22.2 Mode 1

10 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), and a stop bit (logic 1). When data is received, the stop bit is stored in RB8 in special function register SCON. The baud rate is variable and is determined by the Timer 1 overflow rate or the baud rate generator (described in <u>Section 7.22.5 "Baud</u> rate generator and selection").

7.22.3 Mode 2

11 bits are transmitted (through TXD) or received (through RXD): start bit (logic 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logic 1). When data is transmitted, the 9th data bit (TB8 in SCON) can be assigned the value of logic 0 or logic 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. When data is received, the 9th data bit goes into RB8 in special function register SCON, while the stop bit is not saved. The baud rate is programmable to either $\frac{1}{16}$ or $\frac{1}{32}$ of the CPU clock frequency, as determined by the SMOD1 bit in PCON.

7.22.4 Mode 3

11 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logic 1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable and is determined by the Timer 1 overflow rate or the baud rate generator (described in Section 7.22.5 "Baud rate generator and selection").

7.22.5 Baud rate generator and selection

The P89LPC970/971/972 enhanced UART has an independent baud rate generator. The baud rate is determined by a baud-rate preprogrammed into the BRGR1 and BRGR0 SFRs which together form a 16-bit baud rate divisor value that works in a similar manner as Timer 1 but is much more accurate. If the baud rate generator is used, Timer 1 can be used for other timing functions.

The UART can use either Timer 1 or the baud rate generator output (see <u>Figure 7</u>). Note that Timer T1 is further divided by 2 if the SMOD1 bit (PCON.7) is cleared. The independent baud rate generators use OSCCLK.



7.22.6 Framing error

Framing error is reported in the status register (SSTAT). In addition, if SMOD0 (PCON.6) is logic 1, framing errors can be made available in SCON.7 respectively. If SMOD0 is logic 0, SCON.7 is SM0. It is recommended that SM0 and SM1 (SCON.7:6) are set up when SMOD0 is logic 0.

Product data sheet

8-bit microcontroller with accelerated two-clock 80C51 core



8-bit microcontroller with accelerated two-clock 80C51 core



Fig 15. Watchdog timer in Watchdog mode (WDTE = 1)

7.28 Additional features

7.28.1 Software reset

The SRST bit in AUXR1 gives software the opportunity to reset the processor completely, as if an external reset or watchdog reset had occurred. Care should be taken when writing to AUXR1 to avoid accidental software resets.

7.28.2 Dual data pointers

The dual Data Pointers (DPTR) provides two different Data Pointers to specify the address used with certain instructions. The DPS bit in the AUXR1 register selects one of the two Data Pointers. Bit 2 of AUXR1 is permanently wired as a logic 0 so that the DPS bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register, without the possibility of inadvertently altering other bits in the register.

7.29 Flash program memory

7.29.1 General description

The P89LPC970/971/972 flash memory provides in-circuit electrical erasure and programming. The flash can be erased, read, and written as bytes. The Sector and Page Erase functions can erase any flash sector (1 kB) or page (64 bytes). The Chip Erase operation will erase the entire program memory. ICP using standard commercial programmers is available. In addition, IAP and byte-erase allows code memory to be used for non-volatile data storage. On-chip erase and write timing generation contribute to a user-friendly programming interface. The P89LPC970/971/972 flash reliably stores memory contents even after 100000 erase and program cycles. The cell is designed to

Remark: Users who wish to use this loader should take precautions to avoid erasing the 1 kB sector that contains this bootloader. Instead, the page erase function can be used to erase the first eight 64-byte pages located in this sector.

A custom bootloader can be written with the Boot Vector set to the custom bootloader, if desired.

Device	Default boot vector	Default bootloader entry point	Default bootloader code range	1 kB sector range
P89LPC970	07H	0700H	0600H to 07FFH	0400H to 07FFH
P89LPC971	0FH	0F00H	0E00H to 1FFFH	0C00H to 0FFFH
P89LPC972	1FH	1F00H	1E00H to 1FFFH	1C00H to 1FFFH

 Table 9.
 Default boot vector values and ISP entry points

7.29.10 Hardware activation of the bootloader

The bootloader can also be executed by forcing the device into ISP mode during a power-on sequence (see the *P89LPC970/971/972 User manual* for specific information). This has the same effect as having a non-zero status byte. This allows an application to be built that will normally execute user code but can be manually forced into ISP operation. If the factory default setting for the boot is changed, it will no longer point to the factory pre-programmed ISP bootloader code. After programming the flash, the status byte should be programmed to zero in order to allow execution of the user's application code beginning at address 0000H.

7.30 User configuration bytes

Some user-configurable features of the P89LPC970/971/972 must be defined at power-up and therefore cannot be set by the program after start of execution. These features are configured through the use of the flash byte UCFG1 and UCFG2. Please see the *P89LPC970/971/972 User Manual* for additional details.

7.31 User sector security bytes

There are four/eight User Sector Security Bytes on the P89LPC970/971/972. Each byte corresponds to one sector. Please see the *P89LPC970/971/972 User manual* for additional details.

NXP Semiconductors

P89LPC970/971/972

8-bit microcontroller with accelerated two-clock 80C51 core



8-bit microcontroller with accelerated two-clock 80C51 core

9. Static characteristics

Table 11. Static characteristics

 V_{DD} = 2.4 V to 5.5 V unless otherwise specified.

 $T_{amb} = -40$ °C to +85 °C for industrial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <u>[1]</u>	Max	Unit
I _{DD(oper)}	operating supply	$V_{DD} = 2.4 V$				
	current	f _{osc} = 12 MHz, High-speed mode of regulators	[2] _	6	7	mA
		f _{osc} = 12 MHz, Low current mode of regulators	[2] _	5	6	mA
		V _{DD} = 3.3 V				
		f _{osc} = 12 MHz, High-speed mode of regulators	[2] _	9	10	mA
		f _{osc} = 12 MHz, Low current mode of regulators	[2] _	7	8	mA
		V _{DD} = 5.5 V				
		f _{osc} = 12 MHz, High-speed mode of regulators	<u>[2]</u> _	10	11	mA
		f _{osc} = 12 MHz, Low current mode of regulators	[2] _	8	9	mA
		f _{osc} = 18 MHz, High-speed mode of regulators	[2] _	11	12	mA
I _{DD(idle)}	Idle mode supply current	V _{DD} = 2.4 V				
		f _{osc} = 12 MHz, High-speed mode of regulators	[2] _	3.5	4.5	mA
		f _{osc} = 12 MHz, Low current mode of regulators	[2] _	3	4	mA
		V _{DD} = 3.3 V				
		f _{osc} = 12 MHz, High-speed mode of regulators	[2] _	5	6	mA
		f _{osc} = 12 MHz, Low current mode of regulators	[2] _	4	5	mA
		V _{DD} = 5.5 V				
		f _{osc} = 12 MHz, High-speed mode of regulators	[2] _	6	7	mA
		f _{osc} = 12 MHz, Low current mode of regulators	[2] _	4	5	mA
		f _{osc} = 18 MHz, High-speed mode of regulators	[2] _	6.5	7.5	mA
I _{DD(pd)}	Power-down mode supply current	V_{DD} = 2.4 V; voltage comparators powered down	<u>[3]</u> _	28	35	μΑ
		V_{DD} = 3.3 V; voltage comparators powered down	<u>[3]</u>	32	40	μΑ
IDD(pd)		V_{DD} = 5.5 V; voltage comparators powered down	<u>[3]</u> _	38	45	μΑ

8-bit microcontroller with accelerated two-clock 80C51 core

Table 11. Static characteristics ...continued

 V_{DD} = 2.4 V to 5.5 V unless otherwise specified.

 $T_{amb} = -40$ °C to +85 °C for industrial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <u>[1]</u>	Max	Unit
R _{RST_N(int)}	internal pull-up resistance on pin RST	pin RST	30	-	120	kΩ
BOD inter	rupt					
V _{trip}	trip voltage	falling stage				
		BOICFG2, BOICFG1, BOICFG0 = 010	2.45	-	2.65	V
		BOICFG2, BOICFG1, BOICFG0 = 011	2.75	-	2.95	V
		BOICFG2, BOICFG1, BOICFG0 = 100	2.90	-	3.10	V
		BOICFG2, BOICFG1, BOICFG0 = 101	3.35	-	3.55 4.30	V
		BOICFG2, BOICFG1, BOICFG0 = 110	4.10	-		V
		BOICFG2, BOICFG1, BOICFG0 = 111	4.25	-	4.45	V
		rising stage				
		BOICFG2, BOICFG1, BOICFG0 = 010	2.60	-	2.80	V
		BOICFG2, BOICFG1, BOICFG0 = 011	2.90	-	3.10	V
		BOICFG2, BOICFG1, BOICFG0 = 100	3.05	-	3.25	V
		BOICFG2, BOICFG1, BOICFG0 = 101	3.50	-	3.70	V
		BOICFG2, BOICFG1, BOICFG0 = 110	4.15	-	4.35	V
		BOICFG2, BOICFG1, BOICFG0 = 111	4.35	-	120 2.65 2.95 3.10 3.55 4.30 4.45 2.80 3.10 3.25 3.70 4.35 4.35	V

8-bit microcontroller with accelerated two-clock 80C51 core

Table 13. Dynamic characteristics (18 MHz)

 $V_{DD} = 3.6 \text{ V to } 5.5 \text{ V unless otherwise specified.}$ $T_{amb} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C} \text{ for industrial applications, unless otherwise specified.}$

Symbol	Parameter	Conditions	Varia	ble clock	f _{osc} = 18 MHz		Unit	
			Min	Max	Min	Max		
f _{osc(RC)}	internal RC oscillator frequency	nominal f = 7.3728 MHz trimmed to \pm 1 % at T _{amb} = 25 °C; clock doubler option = OFF (default)	7.189	7.557	7.189	7.557	MHz	
		nominal f = 14.7456 MHz; clock doubler option = ON	14.378	15.114	14.378	15.114	MHz	
f _{osc(WD)}	internal watchdog oscillator frequency		360	440	360	440	kHz	
f _{osc}	oscillator frequency		0	18	-	-	MHz	
T _{cy(clk)}	clock cycle time	see Figure 17	55	-	-	-	ns	
f _{CLKLP}	low-power select clock frequency		0	8	-	-	MHz	
Glitch fil	ter							
t _{gr}	glitch rejection time	P1.5/RST pin	-	50	-	50	ns	
		any pin except P1.5/RST	-	15	-	15	ns	
t _{sa}	signal acceptance time	P1.5/RST pin	125	-	125	-	ns	
		any pin except P1.5/RST	50	-	50	-	ns	
External	clock							
t _{CHCX}	clock HIGH time	see Figure 17	22	${\rm T}_{\rm cy(clk)}-{\rm t}_{\rm CLCX}$	22	-	ns	
t _{CLCX}	clock LOW time	see Figure 17	22	${\sf T}_{cy(clk)}-{\sf t}_{CHCX}$	22	-	ns	
t _{CLCH}	clock rise time	see Figure 17	-	5	-	5	ns	
t _{CHCL}	clock fall time	see Figure 17	-	5	-	5	ns	
Shift reg	ister (UART mode 0)							
T _{XLXL}	serial port clock cycle time	see <u>Figure 18</u>	16T _{cy(clk)}	-	888	-	ns	
t _{QVXH}	output data set-up to clock rising edge time	see <u>Figure 18</u>	13T _{cy(clk)}	-	722	-	ns	
t _{XHQX}	output data hold after clock rising edge time	see <u>Figure 18</u>	-	$T_{cy(clk)}$ + 20	-	75	ns	
t _{XHDX}	input data hold after clock rising edge time	see <u>Figure 18</u>	-	0	-	0	ns	
t _{XHDV}	input data valid to clock rising edge time	see <u>Figure 18</u>	150	-	150	-	ns	
SPI inter	face							
f _{SPI}	SPI operating frequency							
	slave		0	CCLK/6	0	3.0	MHz	
	master		-	CCLK/4	-	4.5	MHz	
T _{SPICYC}	SPI cycle time	see Figure 19, 20, 21, 22						
	slave		⁶ ∕CCLK	-	333	-	ns	
	master		⁴ /CCLK	-	222	-	ns	

Product data sheet

8-bit microcontroller with accelerated two-clock 80C51 core

10.1 Waveforms









Product data sheet

8-bit microcontroller with accelerated two-clock 80C51 core

12. Package outline



Fig 24. TSSOP20 package outline (SOT360-1)

P89LPC97X Product data sheet

13. Abbreviations

Table 16.	Abbreviations
Acronym	Description
CCU	Capture/Compare Unit
CPU	Central Processing Unit
CRC	Cyclic Redundancy Check
DAC	Digital to Analog Converter
EEPROM	Electrically Erasable Programmable Read-Only Memory
EMI	Electro-Magnetic Interference
EPROM	Erasable Programmable Read-Only Memory
GPIO	General Purpose Input/Output
IRC	Internal RC
LSB	Least Significant Bit
MSB	Most Significant Bit
PGA	Programmable Gain Amplifier
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
RAM	Random Access Memory
RC	Resistance-Capacitance
RTC	Real-Time Clock
SAR	Successive Approximation Register
SFR	Special Function Register
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver/Transmitter
WDT	Watchdog Timer

8-bit microcontroller with accelerated two-clock 80C51 core

17. Contents

1	General description	1	7.1
2	Features and benefits	1	7.′
2.1	Principal features	1	7.′
2.2	Additional features	2	7.′
3	Ordering information	3	7.
3.1	Ordering options	3	7.
4	Block diagram	4	7.
5	Functional diagram	5	7.1
6	Pinning information	6	7.1
6.1	Pinning	. 6	7.1
6.2	Pin description	7	7.′
7	Functional description	. 10	7.2
7.1	Special function registers	. 10	1.2
7.2	Enhanced CPU.	. 19	
7.3	Clocks	. 19	1.2
7.3.1	Clock definitions	. 19	
7.3.2	CPU clock (OSCCLK)	. 19	1.2
7.4	Crystal oscillator option.	. 19	1.2
7.4.1	Low speed oscillator option	. 19	1.2
7.4.2	Medium speed oscillator option	. 19	1.2
7.4.3	High speed oscillator option	. 19	1.2
7.5	Clock output	. 20	1.2
7.6	On-chip RC oscillator option	. 20	1.2
7.7	Watchdog oscillator option	. 20	1.2
7.8	External clock input option	. 20	7.2
7.9	Clock source switching on the fly	. 20	7.2
7.10	CCLK wake-up delay	. 21	1.2
7.11	CCLK modification: DIVM register	. 21	7.2
7.12	Low power select	. 21	7.2
7.13	Memory organization	. 22	_
7.14	Data RAM arrangement	. 22	7.2
7.15		. 22	_
7.15.1	External interrupt inputs	. 23	7.2
7.16	I/O ports	. 25	7.2
7.16.1	Port configurations	. 25	7.2
7.16.1.1	Quasi-bidirectional output configuration	. 25	7.2
7.16.1.2	Open-drain output configuration	. 25	7.2
7.16.1.3	Input-only configuration	. 26	7.2
7.16.1.4	Push-pull output configuration	. 26	7.2
7.16.2	Port 0 analog functions	. 26	7.2
7.16.3	Additional port features.	. 26	7.2
7.16.4	Pin remap	. 26	7.2
7.17	Power management	. 27	7.2
7 17 1	Brownout detection	27	7.2
7 17 2	Power-on detection	28	7.2
7.17.3	Power reduction modes	. 28	7.2
7.17.3 1	Idle mode	. 28	7.2

1732	Power-down mode	28
17.3.3	Total Power-down mode	. <u>20</u> 28
17.4	Regulators	28
18	Reset	. 20
18 1	Reset vector	29
19	Timers/counters 0 and 1	29
191	Mode 0	. 20
19.2	Mode 1	. 30
19.3	Mode 2	. 30
19.3.1	Mode 3	. 30
1932	Mode 6	30
19.4	Timer overflow toggle output	. 30
20	Timers/counters 2, 3 and 4	. 30
201	Mode 0: 16-bit timer/counter with	
_0	auto-reload	. 31
20.2	Mode 1: 16-bit timer/counter with input	
_0	capture	31
20.3	Mode 2: 16-bit PWM mode	. 31
20.4	Timer overflow toggle output	. 31
21	RTC/system timer	. 31
22	UART	. 31
<u></u> 22 1	Mode 0	. 31
22.2	Mode 1	. 32
22.3	Mode 2	. 02
22.4	Mode 3	. 32
22.5	Baud rate generator and selection	. <u>0</u> _
22.0	Framing error	. 02
22.7	Break detect.	. 33
22.8	Double buffering	. 33
22.9	Transmit interrupts with double buffering	
	enabled (modes 1, 2 and 3)	. 33
22 10	The 9 th bit (bit 8) in double buffering	
	(modes 1, 2 and 3)	33
23	l ² C-bus serial interface.	. 33
24	SPI (Pin remap)	36
24.1	Typical SPI configurations	. 37
25	Analog comparators	. 38
25.1	Selectable internal reference voltage	. 39
25.2	Comparator interrupt	. 39
25.3	Comparators and power reduction modes.	. 39
26	KBI	. 40
27	Watchdog timer	. 40
28	Additional features	. 41
28.1	Software reset	. 41
28.2	Dual data pointers	. 41
29	Flash program memory	. 41
29.1	General description	. 41
29.2	Features	. 42

continued >>