

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

E·XFI

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	1024
Total RAM Bits	8192
Number of I/O	114
Number of Gates	30000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TC)
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at40k20al-1bqc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong









Figure 5. The Cell




- X = Diagonal Direct Connect or Bus
- Y = Orthogonal Direct Connect or Bus
- W = Bus Connection
- Z = Bus Connection
- FB = Internal Feedback






Figure 6. Some Single Cell Modes




Synthesis Mode. This mode is particularly important for the use of VHDL/Verilog design. VHDL/Verilog Synthesis tools generally will produce as their output large amounts of random logic functions. Having a 4-input LUT structure gives efficient random logic optimization without the delays associated with larger LUT structures. The output of any cell may be registered, tri-stated and/or fed back into a core cell.

Arithmetic Mode is frequently used in many designs. As can be seen in the figure, the AT40KAL core cell can implement a 1-bit full adder (2-input adder with both Carry In and Carry Out) in one core cell. Note that the sum output in this diagram is registered. This output could then be tri-stated and/or fed back into the cell.

DSP/Multiplier Mode. This mode is used to efficiently implement array multipliers. An array multiplier is an array of bitwise multipliers, each implemented as a full adder with an upstream AND gate. Using this AND gate and the diagonal interconnects between cells, the array multiplier structure fits very well into the AT40KAL architecture.






Counter Mode. Counters are fundamental to almost all digital designs. They are the basis of state machines, timing chains and clock dividers. A counter is essentially an increment by one function (i.e., an adder), with the input being an output (or a decode of an output) from the previous stage. A 1-bit counter can be implemented in one core cell. Again, the output can be registered, tri-stated and/or fed back.

Tri-state/Mux Mode. This mode is used in many telecommunications applications, where data needs to be routed through more than one possible path. The output of the core cell is very often tri-statable for many inputs to many outputs data switching.

RAM

32 x 4 dual-ported RAM blocks are dispersed throughout the array, see Figure 7. A 4-bit Input Data Bus connects to four horizontal local buses distributed over four sector rows (plane 1). A 4-bit Output Data Bus connects to four horizontal local buses distributed over four sector rows (plane 2). A 5-bit Input Address Bus connects to five vertical express buses in the same column. A 5-bit Output Address Bus connects to five vertical express buses in the same column. Ain (input address) and Aout (output address) alternate positions in horizontally aligned RAM blocks. For the left-most RAM blocks, Aout is on the left and Ain is on the right. For the right-most RAM blocks, Ain is on the left and Aout is tied off, thus it can only be configured as a single port. For single-ported RAM, Ain is the READ/WRITE address port and Din is the (bi-directional) data port. Right-most RAM blocks can be used only for single-ported memories. WEN and OEN connect to the vertical express buses in the same column.

Figure 7. RAM Connections (One Ram Block)







Clocking Scheme

There are eight Global Clock buses (GCK1 - GCK8) on the AT40KAL FPGA. Each of the eight dedicated Global Clock buses is connected to one of the dual-use Global Clock pins. Any clocks used in the design should use global clocks where possible: this can be done by using Assign Pin Locks to lock the clocks to the Global Clock locations. In addition to the eight Global Clocks, there are four Fast Clocks (FCK1 - FCK4), two per edge column of the array for PCI specification. For AT40KAL FPGAs, even the derived clocks can be routed through the Global network. Access points are provided in the corners of the array to route the derived clocks into the global clock network. The IDS software tools handle derived clocks to global clock connections automatically if used.

Each column of an array has a "Column Clock mux" and a "Sector Clock mux". The Column Clock mux is at the top of every column of an array and the Sector Clock mux is at every four cells. The Column Clock mux is selected from one of the eight Global Clock buses. The clock provided to each sector column of four cells is inverted, non-inverted or tied off to "0", using the Sector Clock mux to minimize the power consumption in a sector that has no clocks. The clock can either come from the Column Clock or from the Plane 4 express bus, see Figure 10 on page 15. The extreme-left Column Clock mux has two additional inputs, FCK1 and FCK2, to provide fast clocking to left-side I/Os. The extreme-right Column Clock mux has two additional inputs as well, FCK3 and FCK4, to provide fast clocking to right-side I/Os.

The register in each cell is triggered on a rising clock edge by default. Before configuration on power-up, constant "0" is provided to each register's clock pins. After configuration on power-up, the registers either set or reset, depending on the user's choice.

The clocking scheme is designed to allow efficient use of multiple clocks with low clock skew, both within a column and across the core cell array.




Figure 10. Clocking (for One Column of Cells)





Figure 12. West Primary I/O (Mirrored for East I/O)







Figure 13. West Secondary I/O (Mirrored for East I/O)









Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V _{IH}	High-level Input Voltage	CMOS	0.7 V _{CC}		5.5V	V
V _{IL}	Low-level Input Voltage	CMOS	-0.3		30% V _{CC}	V
		$I_{OH} = 4 \text{ mA}$ $V_{CC} = V_{CC} \text{ minimum}$	2.1			V
V _{OH}	High-level Output Voltage	$I_{OH} = 12 \text{ mA}$ $V_{CC} = 3.0 \text{V}$	2.1			V
		$I_{OH} = 16 \text{ mA}$ $V_{CC} = 3.0 \text{V}$	2.1			V
		$I_{OL} = -4 \text{ mA}$ $V_{CC} = 3.0 \text{V}$			0.4	V
V _{OL}	Low-level Output Voltage	$I_{OL} = -12 \text{ mA}$ $V_{CC} = 3.0 \text{V}$			0.4	V
		$I_{OL} = -16 \text{ mA}$ $V_{CC} = 3.0 \text{V}$			0.4	V
	Likely and langed Operation	V _{IN} = V _{CC} Maximum			10.0	μA
IIH	High-level Input Current	With pull-down, $V_{IN} = V_{CC}$	75.0	150.0	300.0	μA
		V _{IN} = V _{SS}	-10.0			μA
IIL	Low-level Input Current	With pull-up, $V_{IN} = V_{SS}$	-300.0	-150.0	-75.0	μA
	High-level Tri-state Output	Without pull-down, $V_{IN} = V_{CC}$ Maximum			10.0	μA
I _{OZH}	Leakage Current	With pull-down, $V_{IN} = V_{CC}$ Maximum	75.0	150.0	300.0	μA
		Without pull-up, $V_{IN} = V_{SS}$	-10.0			mA
l _{ozl}	Low-level Tri-state Output Leakage Current	With pull-up, $V_{IN} = V_{SS}$	CON = -500 μA TO -125 μA	-150.0	CON = -500 μA TO -125 μA	μA
I _{cc}	Standby Current Consumption	Standby, unprogrammed		0.6	1.0	mA
C _{IN}	Input Capacitance	All pins			10.0	pF

DC Characteristics – 3.3V Operation Commercial/Industrial

Note: 1. Parameter based on characterization and simulation; it is not tested in production.



AC Timing Characteristics – 3.3V Operation

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case: $V_{CC} = 3.00V$, temperature = 70°C Minimum times based on best case: $V_{CC} = 3.60V$, temperature = 0°C Maximum delays are the average of t_{PDLH} and t_{PDHL}.

Cell Function	Parameter	Path	-1	Units	Notes
Core					
2-input Gate	t _{PD} (Maximum)	x/y -> x/y	1.8	ns	1 unit load
3-input Gate	t _{PD} (Maximum)	x/y/z -> x/y	2.1	ns	1 unit load
3-input Gate	t _{PD} (Maximum)	x/y/w -> x/y	2.2	ns	1 unit load
4-input Gate	t _{PD} (Maximum)	x/y/w/z -> x/y	2.2	ns	1 unit load
Fast Carry	t _{PD} (Maximum)	y -> y	1.4	ns	1 unit load
Fast Carry	t _{PD} (Maximum)	x -> y	1.7	ns	1 unit load
Fast Carry	t _{PD} (Maximum)	y -> x	1.8	ns	1 unit load
Fast Carry	t _{PD} (Maximum)	x -> x	1.5	ns	1 unit load
Fast Carry	t _{PD} (Maximum)	w -> y	2.2	ns	1 unit load
Fast Carry	t _{PD} (Maximum)	w -> x	2.3	ns	1 unit load
Fast Carry	t _{PD} (Maximum)	z -> y	2.3	ns	1 unit load
Fast Carry	t _{PD} (Maximum)	Z -> X	1.7	ns	1 unit load
DFF	t _{PD} (Maximum)	q -> x/y	1.8	ns	1 unit load
DFF	t _{PD} (Maximum)	R -> x/y	2.2	ns	1 unit load
DFF	t _{PD} (Maximum)	S -> x/y	2.2	ns	1 unit load
DFF	t _{PD} (Maximum)	q -> w	1.8	ns	
Incremental -> L	t _{PD} (Maximum)	x/y -> L	1.5	ns	1 unit load
Local Output Enable	t _{PZX} (Maximum)	oe -> L	1.4	ns	1 unit load
Local Output Enable	t _{PXZ} (Maximum)	oe -> L	1.8	ns	



AC Timing Characteristics – 3.3V Operation

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case: $V_{CC} = 3.0V$, temperature = 70°C Minimum times based on best case: $V_{CC} = 3.6V$, temperature = 0°C Maximum delays are the average of t_{PDLH} and t_{PDHL} .


Clocks and Reset Input buffers are measured from a V_{IH} of 1.5V at the input pad to the internal V_{IH} of 50% of V_{CC} . Maximum times for clock input buffers and internal drivers are measured for rising edge delays only.

Cell Function	Parameter	Path	Device	-1	Units	Notes
Global Clocks and Set/R	eset		ł			1
GCLK Input Buffer	t _{PD}	pad -> clock	AT40K05AL	1.1	ns	Rising edge clock
	(Maximum)	pad -> clock	AT40K10AL	1.2	ns	
		pad -> clock	AT40K20AL	1.2	ns	
		pad -> clock	AT40K40AL	1.4	ns	
FCLK Input Buffer	t _{PD}	pad -> clock	AT40K05AL	0.7	ns	Rising edge clock
	(Maximum)	pad -> clock	AT40K10AL	0.8	ns	
		pad -> clock	AT40K20AL	0.8	ns	
		pad -> clock	AT40K40AL	0.8	ns	
Clock Column Driver	t _{PD}	clock -> colclk	AT40K05AL	0.8	ns	Rising edge clock
	(Maximum)	clock -> colclk	AT40K10AL	0.9	ns	
		clock -> colclk	AT40K20AL	1.0	ns	
		clock -> colclk	AT40K40AL	1.1	ns	
Clock Sector Driver	t _{PD}	colclk -> secclk	AT40K05AL	0.5	ns	Rising edge clock
	(Maximum)	colclk -> secclk	AT40K10AL	0.5	ns	
		colclk -> secclk	AT40K20AL	0.5	ns	
		colclk -> secclk	AT40K40AL	0.5	ns	
GSRN Input Buffer	t _{PD}	pad -> GSRN	AT40K05AL	3.0	ns	From any pad to Global
	(Maximum)	pad -> GSRN	AT40K10AL	3.7	ns	Set/Reset network
		pad -> GSRN	AT40K20AL	4.3	ns	
		pad -> GSRN	AT40K40AL	5.6	ns	
Global Clock to Output	t _{PD}	clock pad -> out	AT40K05AL	8.3	ns	Rising edge clock
	(Maximum)	clock pad -> out	AT40K10AL	8.4	ns	Fully loaded clock tree
		clock pad -> out	AT40K20AL	8.6	ns	Rising edge DFF
		clock pad -> out	AT40K40AL	8.8	ns	20 mA output buffer
						50 pf pin load
Fast Clock to Output	t _{PD}	clock pad -> out	AT40K05AL	7.9	ns	Rising edge clock
	(Maximum)	clock pad -> out	AT40K10AL	8.0	ns	Fully loaded clock tree
		clock pad -> out	AT40K20AL	8.1	ns	Rising edge DFF
		clock pad -> out	AT40K40AL	8.3	ns	20 mA output buffer
						50 pf pin load




FreeRAM Asynchronous Timing Characteristics


Single-port Write/Read







Dual-port Read





AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL	Left Side (Top to Bottom)					
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP	
I/O17	I/O25	I/O33	I/O49	23	13	19	27	31	
I/O18	I/O26	I/O34	I/O50	24	14	20	28	32	
			I/O51						
			I/O52						
I/O19	I/O27	I/O35	I/O53		15	21	29	33	
I/O20	I/O28	I/O36	I/O54			22	30	34	
			GND						
	I/O29	I/O37	I/O55				31	35	
	I/O30	I/O38	I/O56				32	36	
		I/O39	I/O57						
		I/O40	I/O58						
			I/O59						
			I/O60						
			VCC						
		GND	GND					37	
		I/O41	I/O61						
		I/O42	I/O62						
			I/O63						
			I/O64						
			I/O65						
			I/O66						
			GND						
	I/O31	I/O43	I/O67					38	
	I/O32	I/O44	I/O68					39	
	VCC	VCC	VCC					40	
I/O21	I/O33	I/O45	I/O69	25	16	23	33	41	
I/O22	I/O34	I/O46	I/O70	26	17	24	34	42	
I/O23	I/O35	I/O47	I/071			25	35	43	
I/O24, FCK2	I/O36, FCK2	I/O48, FCK2	I/O72, FCK2			26	36	44	
GND	GND	GND	GND			27	37	45	
		I/O49	I/073						
		I/O50	I/074						
	I/O37	I/O51	I/075					46	



AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Bottom Side (Left to Right)					
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFF		
			I/O147							
			I/O148							
			I/O149							
			I/O150							
			GND							
I/O51	I/O75	I/O99	I/O151		41	58	82	94		
I/O52	I/O76	I/O100	I/O152		42	59	83	95		
	I/077	I/O101	I/O153				84	96		
	I/O78	I/O102	I/O154				85	97		
		I/O103	I/O155							
		I/O104	I/O156							
			VCC							
		GND	GND					98		
		I/O105	I/O157							
		I/O106	I/O158							
			I/O159							
			I/O160							
			I/O161							
			I/O162							
			GND							
	I/O79	I/O107	I/O163					99		
	I/O80	I/O108	I/O164					100		
	VCC	VCC	VCC					101		
I/O53 (D12)	I/O81 (D12)	I/O109 (D12)	I/O165 (D12)	46	43	60	86	102		
I/O54 (D11)	I/O82 (D11)	I/O110 (D11)	I/O166 (D11)	47	44	61	87	103		
I/O55	I/O83	I/O111	I/O167			62	88	104		
I/O56	I/O84	I/O112	I/O168			63	89	105		
GND	GND	GND	GND			64	90	106		
		I/O113	I/O169							
		I/O114	I/O170							
	I/O85	I/O115	I/O171					107		
	I/O86	I/O116	I/O172					108		
			I/O173							





AT40K05AL	AT40K10AL	AT40K10AL AT40K20AL	AT40K40AL		Bottom Side (Left to Right)					
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP		
			I/O174							
			GND							
			I/O175							
			I/O176							
	I/O87	I/O117	I/O177				91	109		
	I/O88	I/O118	I/O178				92	110		
I/O57	I/O89	I/O119	I/O179				93	111		
I/O58	I/O90	I/O120	I/O180				94	112		
		GND	GND							
		VCC	VCC							
		I/O121	I/O181							
		I/O122	I/O182							
I/O59 (D10)	I/O91 (D10)	I/O123 (D10)	I/O183 (D10)	48	45	65	95	113		
I/O60 (D9)	I/O92 (D9)	I/O124 (D9)	I/O184 (D9)	49	46	66	96	114		
			I/O185							
			I/O186							
			GND							
			I/O187							
			I/O188							
I/O61	I/O93	I/O125	I/O189			67	97	115		
I/O62	I/O94	I/O126	I/O190			68	98	116		
I/O63 (D8)	I/O95 (D8)	I/O127 (D8)	I/O191 (D8)	50	47	69	99	117		
I/O64, GCK4	I/О96, GCK4	I/O128, GCK4	I/O192, GCK4	51	48	70	100	118		
GND	GND	GND	GND	52	49	71	101	119		
CON				53	50	72	103	120		



AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Right Si	de (Bottom t	о Тор)	
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP
I/O73, FCK3	l/O111, FCK3	I/O147, FCK3	I/O219, FCK3			82	120	138
I/074	I/O112	I/O148	I/O220			83	121	139
	VCC	VCC	VCC					140
I/O75 (D5)	I/O113 (D5)	l/O149 (D5)	I/O221 (D5)	59	57	84	122	141
I/O76 (CS0)	I/O114 (CS0)	I/O150 (CS0)	I/O222 (CS0)	60	58	85	123	142
			GND					
			I/O223					
			I/O224					
			I/O225					
			I/O226					
		I/O151	I/O227					
		I/O152	I/O228					
		GND	GND					143
			VCC					
			I/O229					
			I/O230					
		I/O153	I/O231					
		I/O154	I/O232					
	I/O115	I/O155	I/O233				124	144
	I/O116	I/O156	I/O234				125	145
			GND					
I/077	I/O117	I/O157	I/O235		59	86	126	146
I/078	I/O118	I/O158	I/O236		60	87	127	147
			I/O237					
			I/O238					
I/O79(D4)	I/O119(D4)	I/O159(D4)	I/O239(D4)	61	61	88	128	148
I/O80	I/O120	I/O160	I/O240	62	62	89	129	149
VCC	VCC	VCC	VCC	63	63	90	130	150
GND	GND	GND	GND	64	64	91	131	151
I/O81 (D3)	I/O121 (D3)	I/O161 (D3)	I/O241 (D3)	65	65	92	132	152
I/O82 (CHECK)	I/O122 (CHECK)	I/O162 (CHECK)	I/O242 (CHECK)	66	66	93	133	153

AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Right Side (Bottom to Top)				
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP	
			I/O243						
			I/O244						
I/O83	I/O123	I/O163	I/O245		67	94	134	154	
I/O84	I/O124	I/O164	I/O246			95	135	155	
			GND						
	I/O125	I/O165	I/O247				136	156	
	I/O126	I/O166	I/O248				137	157	
		I/O167	I/O249						
		I/O168	I/O250						
			I/O251						
			I/O252						
			VCC						
		GND	GND					158	
		I/O169	I/O253						
		I/O170	I/O254						
			I/O255						
			I/O256						
			I/O257						
			I/O258						
			GND						
I/O85 (D2)	I/O127 (D2)	I/O171 (D2)	I/O259 (D2)	67	68	96	138	159	
I/O86	I/O128	I/O172	I/O260	68	69	97	139	160	
	VCC	VCC	VCC					161	
I/087	I/O129	I/O173	I/O261			98	140	162	
I/O88, FCK4	I/O130, FCK4	I/O174, FCK4	I/O262, FCK4			99	141	163	
	I/O131	I/O175	I/O263					164	
	I/O132	I/O176	I/O264					165	
GND	GND	GND	GND			100	142	166	
		I/O177	I/O265						
		I/O178	I/O266						
	I/O133	I/O179	I/O267					167	
	I/O134	I/O180	I/O268					168	
			I/O269						




AT40K05AL	AT40K10AL 192 I/O		AT40K40AL 384 I/O I		Top Side (Right to Left)					
128 I/O				84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP		
GND	GND	GND	GND	76	77	110	160	182		
I/O97 (A0)	I/O145 (A0)	I/O193 (A0)	I/O289 (A0)	77	78	111	161	183		
I/O98, GCK7 (A1)	I/O146, GCK7 (A1)	I/O194, GCK7 (A1)	I/O290, GCK7 (A1)	78	79	112	162	184		
I/O99	I/O147	I/O195	I/O291			113	163	185		
I/O100	I/O148	I/O196	I/O292			114	164	186		
			I/O293							
			I/O294							
			GND							
			I/O295							
			I/O296							
I/O101 (CS1,A2)	I/O149 (<u>CS1</u> ,A2)	I/O197 (CS1,A2)	I/O297 (CS1,A2)	79	80	115	165	187		
I/O102 (A3)	I/O150 (A3)	I/O198 (A3)	I/O298 (A3)	80	81	116	166	188		
		I/O199	I/O299							
		I/O200	I/O300							
		VCC	VCC							
		GND	GND							
	I/O151 ⁽¹⁾	I/O201 ⁽¹⁾	I/O301 ⁽¹⁾	75 ⁽¹⁾ NC	76 ⁽¹⁾ NC	109 ⁽¹⁾ NC	159 ⁽¹⁾ NC	189 ⁽¹ NC		
	I/O152	I/O202	I/O302					190		
I/O103	I/O153	I/O203	I/O303			117	167	191		
I/O104 ⁽¹⁾	I/O154	I/O204	I/O304				168	192		
			I/O305							
			I/O306							
			GND							
			I/O307							
			I/O308							
	I/O155	I/O205	I/O309				169	193		
	I/O156	I/O206	I/O310				170	194		
		I/O207	I/O311					195		
		I/O208	I/O312							
GND	GND	GND	GND			118	171	196		

AIMEL

Packaging Information

84J – PLCC







100T1 - TQFP

