

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	2304
Total RAM Bits	18432
Number of I/O	256
Number of Gates	50000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C
Package / Case	304-BFQFP
Supplier Device Package	304-PQFP (40x40)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at40k40al-1fqc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Cache Logic Design

The AT40KAL, AT6000 and FPSLIC families are capable of implementing Cache Logic (dynamic full/partial logic reconfiguration, without loss of data, on-the-fly) for building adaptive logic and systems. As new logic functions are required, they can be loaded into the logic cache without losing the data already there or disrupting the operation of the rest of the chip; replacing or complementing the active logic. The AT40KAL can act as a reconfigurable coprocessor.

## Automatic Component Generators

The AT40KAL FPGA family is capable of implementing user-defined, automatically generated, macros in multiple designs; speed and functionality are unaffected by the macro orientation or density of the target device. This enables the fastest, most predictable and efficient FPGA design approach and minimizes design risk by reusing already proven functions. The Automatic Component Generators work seamlessly with industry standard schematic and synthesis tools to create the fastest, most efficient designs available.

The patented AT40KAL series architecture employs a symmetrical grid of small yet powerful cells connected to a flexible busing network. Independently controlled clocks and resets govern every column of cells. The array is surrounded by programmable I/O.

Devices range in size from 5,000 to 50,000 usable gates in the family, and have 256 to 3,048 registers. Pin locations are consistent throughout the AT40KAL series for easy design migration in the same package footprint. The AT40KAL series FPGAs utilize a reliable 0.35µ triple-metal, CMOS process and are 100% factory-tested. Atmel's PC-and workstation-based integrated development system (IDS) is used to create AT40KAL series designs. Multiple design entry methods are supported.

The Atmel architecture was developed to provide the highest levels of performance, functional density and design flexibility in an FPGA. The cells in the Atmel array are small, efficient and can implement any pair of Boolean functions of (the same) three inputs or any single Boolean function of four inputs. The cell's small size leads to arrays with large numbers of cells, greatly multiplying the functionality in each cell. A simple, high-speed busing network provides fast, efficient communication over medium and long distances.



Figure 2. Floor Plan (Representative Portion)<sup>(1)</sup>

RV = Vertical Repeater = Horizontal Repeater RH = Core Cell RV RH RV RV RV RV RAM RAM RAM RAM RV RH RAM RAM RAM RAM RH RH

Note:
1. Repeaters regenerate signals and can connect any bus to any other bus (all pathways are legal) on the same plane. Each repeater has connections to two adjacent local-bus segments and two express-bus segments. This is done automatically using the integrated development system (IDS) tool.

RV



RAM



Reading and writing of the 10 ns 32 x 4 dual-port FreeRAM are independent of each other. Reading the 32 x 4 dual-port RAM is completely asynchronous. Latches are transparent; when Load is logic 1, data flows through; when Load is logic 0, data is latched. These latches are used to synchronize Write Address, Write Enable Not, and Din signals for a synchronous RAM. Each bit in the 32 x 4 dual-port RAM is also a transparent latch. The front-end latch and the memory latch together form an edge-triggered flip flop. When a nibble (bit = 7) is (Write) addressed and LOAD is logic 1 and  $\overline{\text{WE}}$  is logic 0, data flows through the bit. When a nibble is not (Write) addressed or LOAD is logic 0 or  $\overline{\text{WE}}$  is logic 1, data is latched in the nibble. The two CLOCK muxes are controlled together; they both select CLOCK (for a synchronous RAM) or they both select "1" (for an asynchronous RAM). CLOCK is obtained from the clock for the sector-column immediately to the left and immediately above the RAM block. Writing any value to the RAM clear byte during configuration clears the RAM (see the "AT40K/40KAL Configuration Series" application note at www.atmel.com).

Figure 8. RAM Logic




Figure 9 on page 13 shows an example of a RAM macro constructed using the AT40KAL's FreeRAM cells. The macro shown is a 128 x 8 dual-ported asynchronous RAM. Note the very small amount of external logic required to complete the address decoding for the macro. Most of the logic cells (core cells) in the sectors occupied by the RAM will be unused: they can be used for other logic in the design. This logic can be automatically generated using the macro generators.



## **Set/Reset Scheme**

The AT40KAL family reset scheme is essentially the same as the clock scheme except that there is only one Global Reset. A dedicated Global Set/Reset bus can be driven by any User I/O, except those used for clocking (Global Clocks or Fast Clocks). The automatic placement tool will choose the reset net with the most connections to use the global resources. You can change this by using an RSBUF component in your design to indicate the global reset. Additional resets will use the express bus network.

The Global Set/Reset is distributed to each column of the array. Like Sector Clock mux, there is Sector Set/Reset mux at every four cells. Each sector column of four cells is set/reset by a Plane 5 express bus or Global Set/Reset using the Sector Set/Reset mux, see Figure 11 on page 17. The set/reset provided to each sector column of four cells is either inverted or non-inverted using the Sector Reset mux.

The function of the Set/Reset input of a register is determined by a configuration bit in each cell. The Set/Reset input of a register is active low (logic 0) by default. Setting or Resetting of a register is asynchronous. Before configuration on power-up, a logic 1 (a high) is provided by each register (i.e., all registers are set at power-up).



I/O Structure The AT40KAL has registered I/Os and group enable every sector for tri-states on obuf's.

PAD The I/O pad is the one that connects the I/O to the outside world. Note that not all I/Os

have pads: the ones without pads are called Unbonded I/Os. The number of unbonded I/Os varies with the device size and package. These unbonded I/Os are used to perform

a variety of bus turns at the edge of the array.

PULL-UP/PULL-DOWN Each pad has a programmable pull-up and pull-down attached to it. This supplies a

weak "1" or "0" level to the pad pin. When all other drivers are off, this control will dictate

the signal level of the pad pin.

The input stage of each I/O cell has a number of parameters that can be programmed

either as properties in schematic entry or in the I/O Pad Attributes editor in IDS.

**CMOS** The threshold level is a CMOS-compatible level.

**SCHMITT** A Schmitt trigger circuit can be enabled on the inputs. The Schmitt trigger is a regenera-

tive comparator circuit that adds 1V hysteresis to the input. This effectively improves the rise and fall times (leading and trailing edges) of the incoming signal and can be useful

for filtering out noise.

**DELAYS**The input buffer can be programmed to include four different intrinsic delays as specified

in the AC timing characteristics. This feature is useful for meeting data hold require-

ments for the input signal.

**DRIVE**The output drive capabilities of each I/O are programmable. They can be set to FAST,

MEDIUM or SLOW (using IDS tool). The FAST setting has the highest drive capability (20 mA at 5V) buffer and the fastest slew rate. MEDIUM produces a medium drive

(14 mA at 5V) buffer, while SLOW yields a standard (6 mA at 5V) buffer.

**TRI-STATE** The output of each I/O can be made tri-state (0, 1 or Z), open source (1 or Z) or open

drain (0 or Z) by programming an I/O's Source Selection mux. Of course, the output can

be normal (0 or 1), as well.

**SOURCE SELECTION MUX** The Source Selection mux selects the source for the output signal of an I/O.

CELL

- PULL-DOWN - PULL-DOWN PULL-UP PAD PAD VCC VCC TTL/CMOS DRIVE SCHMITT DELAY TTL/CMOS DRIVE TRI-STATE SCHMITT DELAY TRI-STATE -ICLK ICLK OCLK RST RST RST ١٥٠ - i -TRI-STATE PULL-UP -PAD CELL CELL

Figure 14. Northwest Corner I/O (Similar NE/SE/SW Corners)



PULL-DOWN

SCHMITT --DELAY --

# **AC Timing Characteristics – 3.3V Operation**

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case:  $V_{CC}=3.00V$ , temperature =  $70^{\circ}C$  Minimum times based on best case:  $V_{CC}=3.60V$ , temperature =  $0^{\circ}C$  Maximum delays are the average of  $t_{PDLH}$  and  $t_{PDHL}$ .

Cell Function	Parameter	Path	-1	Units	Notes
Core					•
2-input Gate	t <sub>PD</sub> (Maximum)	x/y -> x/y	1.8	ns	1 unit load
3-input Gate	t <sub>PD</sub> (Maximum)	x/y/z -> x/y	2.1	ns	1 unit load
3-input Gate	t <sub>PD</sub> (Maximum)	x/y/w -> x/y	2.2	ns	1 unit load
4-input Gate	t <sub>PD</sub> (Maximum)	x/y/w/z -> x/y	2.2	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	y -> y	1.4	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	x -> y	1.7	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	y -> x	1.8	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	X -> X	1.5	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	w -> y	2.2	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	w -> x	2.3	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	z -> y	2.3	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	Z -> X	1.7	ns	1 unit load
DFF	t <sub>PD</sub> (Maximum)	q -> x/y	1.8	ns	1 unit load
DFF	t <sub>PD</sub> (Maximum)	R -> x/y	2.2	ns	1 unit load
DFF	t <sub>PD</sub> (Maximum)	S -> x/y	2.2	ns	1 unit load
DFF	t <sub>PD</sub> (Maximum)	q -> w	1.8	ns	
Incremental -> L	t <sub>PD</sub> (Maximum)	x/y -> L	1.5	ns	1 unit load
Local Output Enable	t <sub>PZX</sub> (Maximum)	oe -> L	1.4	ns	1 unit load
Local Output Enable	t <sub>PXZ</sub> (Maximum)	oe -> L	1.8	ns	



# **AC Timing Characteristics – 3.3V Operation**

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case:  $V_{CC}=3.0V$ , temperature =  $70^{\circ}C$  Minimum times based on best case:  $V_{CC}=3.6V$ , temperature =  $0^{\circ}C$  Maximum delays are the average of  $t_{PDLH}$  and  $t_{PDHL}$ .

Clocks and Reset Input buffers are measured from a  $V_{IH}$  of 1.5V at the input pad to the internal  $V_{IH}$  of 50% of  $V_{CC}$ . Maximum times for clock input buffers and internal drivers are measured for rising edge delays only.


Cell Function	Parameter	Path	Device	-1	Units	Notes
Global Clocks and Set/R	leset		·			
GCLK Input Buffer	t <sub>PD</sub>	pad -> clock	AT40K05AL	1.1	ns	Rising edge clock
	(Maximum)	pad -> clock	AT40K10AL	1.2	ns	
		pad -> clock	AT40K20AL	1.2	ns	
		pad -> clock	AT40K40AL	1.4	ns	
FCLK Input Buffer	t <sub>PD</sub>	pad -> clock	AT40K05AL	0.7	ns	Rising edge clock
	(Maximum)	pad -> clock	AT40K10AL	0.8	ns	
		pad -> clock	AT40K20AL	0.8	ns	
		pad -> clock	AT40K40AL	0.8	ns	
Clock Column Driver	t <sub>PD</sub>	clock -> colclk	AT40K05AL	0.8	ns	Rising edge clock
	(Maximum)	clock -> colclk	AT40K10AL	0.9	ns	
		clock -> colclk	AT40K20AL	1.0	ns	
		clock -> colclk	AT40K40AL	1.1	ns	
Clock Sector Driver	t <sub>PD</sub>	colclk -> secclk	AT40K05AL	0.5	ns	Rising edge clock
	(Maximum)	colclk -> secclk	AT40K10AL	0.5	ns	
		colclk -> secclk	AT40K20AL	0.5	ns	
		colclk -> secclk	AT40K40AL	0.5	ns	
GSRN Input Buffer	t <sub>PD</sub>	pad -> GSRN	AT40K05AL	3.0	ns	From any pad to Global
	(Maximum)	pad -> GSRN	AT40K10AL	3.7	ns	Set/Reset network
		pad -> GSRN	AT40K20AL	4.3	ns	
		pad -> GSRN	AT40K40AL	5.6	ns	
Global Clock to Output	t <sub>PD</sub>	clock pad -> out	AT40K05AL	8.3	ns	Rising edge clock
	(Maximum)	clock pad -> out	AT40K10AL	8.4	ns	Fully loaded clock tree
		clock pad -> out	AT40K20AL	8.6	ns	Rising edge DFF
		clock pad -> out	AT40K40AL	8.8	ns	20 mA output buffer
						50 pf pin load
Fast Clock to Output	t <sub>PD</sub>	clock pad -> out	AT40K05AL	7.9	ns	Rising edge clock
	(Maximum)	clock pad -> out	AT40K10AL	8.0	ns	Fully loaded clock tree
		clock pad -> out	AT40K20AL	8.1	ns	Rising edge DFF
		clock pad -> out	AT40K40AL	8.3	ns	20 mA output buffer
						50 pf pin load






# **FreeRAM Synchronous Timing Characteristics**


## Single-port Write/Read



# **Dual-port Write with Read**



## **Dual-port Read**





AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Left Si	de (Top to B	ottom)	
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP
	I/O38	I/O52	I/O76					47
			1/077					
			I/O78					
			GND					
			1/079					
			I/O80					
	I/O39	I/O53	I/O81				38	48
	I/O40	I/O54	I/O82				39	49
I/O25	I/O41	I/O55	I/O83				40	50
I/O26	I/O42	I/O56	I/O84				41	51
		GND	GND					
		VCC	VCC					
		I/O57	I/O85					
		I/O58	I/O86					
			1/087					
			I/O88					
I/O27	I/O43	I/O59	I/O89	27	18	28	42	52
I/O28	1/044	I/O60	I/O90		19	29	43	53
			GND					
			I/O91					
			1/092					
I/O29	I/O45	I/O61	I/O93			30	44	54
I/O30	I/O46	I/O62	1/094			31	45	55
I/O31 ( <del>OTS)</del> <sup>(1)</sup>	I/O47 ( <del>OTS</del> ) <sup>(1)</sup>	I/O63 ( <del>OTS</del> ) <sup>(1)</sup>	I/O95 ( <del>OTS</del> ) <sup>(1)</sup>	28	20	32	46	56
I/O32, GCK2	I/O48, GCK2	I/O64, GCK2	I/O96, GCK2	29	21	33	47	57
M1	M1	M1	M1	30	22	34	48	58
GND	GND	GND	GND	31	23	35	49	59
MO	MO	MO	MO	32	24	36	50	60

AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Bottom	Side (Left to	Right)	
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP
VCC	VCC	VCC	VCC	33	25	37	55	61
M2	M2	M2	M2	34	26	38	56	62
I/O33, GCK3	I/O49, GCK3	I/O65, GCK3	I/O97, GCK3	35	27	39	57	63
I/O34 (HDC)	I/O50 (HDC)	I/O66 (HDC)	I/O98 (HDC)	36	28	40	58	64
I/O35	I/O51	1/067	I/O99			41	59	65
I/O36	I/O52	1/068	I/O100			42	60	66
I/O37	I/O53	1/069	I/O101		29	43	61	67
I/O38 (LDC)	I/O54 (LDC)	I/O70 (LDC)	I/O102 (LDC)	37	30	44	62	68
			GND					
			I/O103					
			I/O104					
			I/O105					
			I/O106					
		I/O71	I/O107					
		1/072	I/O108					
		VCC	VCC					
		GND	GND					
I/O39	I/O55	1/073	I/O109				63	69
I/O40	I/O56	1/074	I/O110				64	70
	I/O57	I/O75	I/O111				65	71
	I/O58	I/O76	I/O112				66	72
			I/O113					
			I/O114					
			GND					
		1/077	I/O115					
		I/O78	I/O116					
	I/O59	I/O79	I/O117					73
	I/O60	I/O80	I/O118					74
			I/O119					
			I/O120					
GND	GND	GND	GND			45	67	75
I/O41	I/O61	I/O81	I/O121			46	68	76





AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Bottom	Side (Left to	Right)	
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP
I/O42	1/062	I/O82	I/O122			47	69	77
I/O43	I/O63	I/O83	I/O123	38	31	48	70	78
1/044	I/O64	I/O84	I/O124	39	32	49	71	79
	VCC	VCC	VCC					80
	I/O65	I/O85	I/O125				72	81
	I/O66	I/O86	I/O126				73	82
			GND					
			I/O127					
			I/O128					
			I/O129					
			I/O130					
		I/O87	I/O131					
		I/O88	I/O132					
		GND	GND					83
			VCC					
		I/O89	I/O133					
		I/O90	I/O134					
	1/067	I/O91	I/O135					84
	I/O68	I/O92	I/O136					85
I/O45	I/O69	I/O93	I/O137		33	50	74	86
I/O46	I/O70	I/O94	I/O138		34	51	75	87
			GND					
			I/O139					
			I/O140					
			I/O141					
			I/O142					
I/O47 (D15)	I/O71 (D15)	I/O95 (D15)	I/O143 (D15)	40	35	52	76	88
I/O48 (INIT)	I/O72 (INIT)	I/O96 (INIT)	I/O144 (INIT)	41	36	53	77	89
VCC	VCC	VCC	VCC	42	37	54	78	90
GND	GND	GND	GND	43	38	55	79	91
I/O49 (D14)	I/O73 (D14)	I/O97 (D14)	I/O145 (D14)	44	39	56	80	92
I/O50 (D13)	I/O74 (D13)	I/O98 (D13)	I/O146 (D13)	45	40	57	81	93



AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Bottom	Side (Left to	Right)	
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP
			I/O174					
			GND					
			I/O175					
			I/O176					
	I/O87	I/O117	I/O177				91	109
	I/O88	I/O118	I/O178				92	110
I/O57	I/O89	I/O119	I/O179				93	111
I/O58	I/O90	I/O120	I/O180				94	112
		GND	GND					
		VCC	VCC					
		I/O121	I/O181					
		I/O122	I/O182					
I/O59 (D10)	I/O91 (D10)	I/O123 (D10)	I/O183 (D10)	48	45	65	95	113
I/O60 (D9)	I/O92 (D9)	I/O124 (D9)	I/O184 (D9)	49	46	66	96	114
			I/O185					
			I/O186					
			GND					
			I/O187					
			I/O188					
I/O61	I/O93	I/O125	I/O189			67	97	115
I/O62	I/O94	I/O126	I/O190			68	98	116
I/O63 (D8)	I/O95 (D8)	I/O127 (D8)	I/O191 (D8)	50	47	69	99	117
I/O64, GCK4	I/O96, GCK4	I/O128, GCK4	I/O192, GCK4	51	48	70	100	118
GND	GND	GND	GND	52	49	71	101	119
CON	CON	CON	CON	53	50	72	103	120

AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Right Si	de (Bottom t	о Тор)	
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP
VCC	VCC	VCC	VCC	54	51	73	106	121
RESET	RESET	RESET	RESET	55	52	74	108	122
I/O65 (D7)	I/O97 (D7)	I/O129 (D7)	I/O193 (D7)	56	53	75	109	123
I/O66, GCK5	I/O98, GCK5	I/O130, GCK5	I/O194, GCK5	57	54	76	110	124
I/O67	I/O99	I/O131	I/O195			77	111	125
I/O68	I/O100	I/O132	I/O196			78	112	126
		I/O133	I/O197					
		I/O134	I/O198					
			GND					
	I/O101	I/O135	I/O199					127
	I/O102	I/O136	I/O200					128
			I/O201					
			I/O202					
			I/O203					
			I/O204					
		VCC	VCC					
		GND	GND					
I/O69 (D6)	I/O103 (D6)	I/O137 (D6)	I/O205 (D6)	58	55	79	113	129
I/O70	I/O104	I/O138	I/O206		56	80	114	130
I/O71	I/O105	I/O139	I/O207				115	131
I/O72	I/O106	I/O140	I/O208				116	132
			I/O209					
			I/O210					
			GND					
			I/O211					
			I/O212					
	I/O107	I/O141	I/O213				117	133
	I/O108	I/O142	I/O214				118	134
		I/O143	I/O215					
		I/O144	I/O216					
GND	GND	GND	GND			81	119	135
	I/O109	I/O145	I/O217					136
	I/O110	I/O146	I/O218					137





AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Right Si	de (Bottom t	о Тор)	
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP
I/O73, FCK3	I/O111, FCK3	I/O147, FCK3	I/O219, FCK3			82	120	138
1/074	I/O112	I/O148	I/O220			83	121	139
	VCC	VCC	VCC					140
I/O75 (D5)	I/O113 (D5)	I/O149 (D5)	I/O221 (D5)	59	57	84	122	141
I/O76 (CS0)	I/O114 (CS0)	I/O150 (CS0)	I/O222 (CS0)	60	58	85	123	142
			GND					
			I/O223					
			I/O224					
			I/O225					
			I/O226					
		I/O151	I/O227					
		I/O152	I/O228					
		GND	GND					143
			VCC					
			I/O229					
			I/O230					
		I/O153	I/O231					
		I/O154	I/O232					
	I/O115	I/O155	I/O233				124	144
	I/O116	I/O156	I/O234				125	145
			GND					
I/O77	I/O117	I/O157	I/O235		59	86	126	146
I/O78	I/O118	I/O158	I/O236		60	87	127	147
			I/O237					
			I/O238					
I/O79(D4)	I/O119(D4)	I/O159(D4)	I/O239(D4)	61	61	88	128	148
I/O80	I/O120	I/O160	I/O240	62	62	89	129	149
VCC	VCC	VCC	VCC	63	63	90	130	150
GND	GND	GND	GND	64	64	91	131	151
I/O81 (D3)	I/O121 (D3)	I/O161 (D3)	I/O241 (D3)	65	65	92	132	152
I/O82 (CHECK)	I/O122 (CHECK)	I/O162 (CHECK)	I/O242 (CHECK)	66	66	93	133	153

AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL	Right Side (Bottom to Top)					
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFP	
			I/O243						
			I/O244						
I/O83	I/O123	I/O163	I/O245		67	94	134	154	
I/O84	I/O124	I/O164	I/O246			95	135	155	
			GND						
	I/O125	I/O165	I/O247				136	156	
	I/O126	I/O166	I/O248				137	157	
		I/O167	I/O249						
		I/O168	I/O250						
			I/O251						
			I/O252						
			VCC						
		GND	GND					158	
		I/O169	I/O253						
		I/O170	I/O254						
			I/O255						
			I/O256						
			I/O257						
			I/O258						
			GND						
I/O85 (D2)	I/O127 (D2)	I/O171 (D2)	I/O259 (D2)	67	68	96	138	159	
I/O86	I/O128	I/O172	I/O260	68	69	97	139	160	
	VCC	VCC	VCC					161	
I/O87	I/O129	I/O173	I/O261			98	140	162	
I/O88, FCK4	I/O130, FCK4	I/O174, FCK4	I/O262, FCK4			99	141	163	
	I/O131	I/O175	I/O263					164	
	I/O132	I/O176	I/O264					165	
GND	GND	GND	GND			100	142	166	
		I/O177	I/O265						
		I/O178	I/O266						
	I/O133	I/O179	I/O267					167	
	I/O134	I/O180	I/O268					168	
			I/O269						







AT40K05AL	AT40K10AL	AT40K20AL	AT40K40AL		Top Si	de (Right to	Left)	
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 TQFP	144 LQFP	208 PQFP	240 PQFF
I/O105	I/O157	I/O209	I/O313			119	172	197
I/O106	I/O158	I/O210	I/O314			120	173	198
	I/O159	I/O211	I/O315					199
	I/O160	I/O212	I/O316					200
	VCC	VCC	VCC					201
		I/O213	I/O317					
		I/O214	I/O318					
			GND					
			I/O319					
			I/O320					
			I/O321					
			I/O322					
		I/O215	I/O323					
		I/O216	I/O324					
		GND	GND					
			VCC					
I/O107 (A4)	I/O161 (A4)	I/O217 (A4)	I/O325 (A4)	81	82	121	174	202
I/O108 (A5)	I/O162 (A5)	I/O218 (A5)	I/O326 (A5)	82	83	122	175	203
	I/O163	I/O219	I/O327				176	205
	I/O164	I/O220	I/O328				177	206
I/O109	I/O165	I/O221	I/O329		84	123	178	207
I/O110	I/O166	I/O222	I/O330		85	124	179	208
			GND					
			I/O331					
			I/O332					
			I/O333					
			I/O334					
I/O111 (A6)	I/O167 (A6)	I/O223 (A6)	I/O335 (A6)	83	86	125	180	209
I/O112 (A7)	I/O168 (A7)	I/O224 (A7)	I/O336 (A7)	84	87	126	181	210
GND	GND	GND	GND	1	88	127	182	211
VCC	VCC	VCC	VCC	2	89	128	183	212




#### 208Q1 - PQFP





## Top View



## **COMMON DIMENSIONS**

(Unit of Measure = mm)

	` .			
SYMBOL	MIN	MIN NOM		NOTE
A1	0.25	_	0.50	
A2	3.20	3.40	3.60	
D	;	30.60 BSC		
D1	2	28.00 BSC	;	2, 3
E	;	30.60 BSC	;	
E1	2	28.00 BSC	;	2, 3
е		0.50 BSC		
b	0.17	_	0.27	4
L1		1.30 REF		

## **Bottom View**

Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-129, Variation FA-1, for proper dimensions, tolerances, datums, etc.

- 2. The top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm.

07/23/02


4		
4		
		(6)


2325 Orchard Parkway San Jose, CA 95131

TITLE 208Q1, 208-lead (28 x 28 mm Body, 2.6 Form Opt.), Plastic Quad Flat Pack (PQFP)

DRAWING NO. REV. 208Q1 В


#### 240Q1 - PQFP





D

Top View



**Bottom View** 

**COMMON DIMENSIONS** 

(Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE Α1 0.25 0.50 3.20 3.60 A2 3.40 D 34.60 BSC 3 D1 32.00 BSC 2, 4 Е 34.60 BSC 3 E1 32.00 BSC 2.4 0.50 BSC е b 0.17 0.27 5 L1 1.30 REF

- Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MS-029, Variation GA, for additional information.
  - 2. All dimensioning and tolerancing conforms to ASME Y14.5M-1994.
  - 3. To be determined at seating plane.
  - 4. Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch. Dimensions D1 and E1 shall be determined at datum plane.
  - 5. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. The minimum space between protrusion and an adjacent lead shall not be less than 0.07 mm.

3/29/02

Α



2325 Orchard Parkway San Jose, CA 95131

TITLE 240Q1, 240-lead, 32 x 32 mm Body, 2.6 Form Opt., Plastic Quad Flat Pack (PQFP)

DRAWING NO. REV. 240Q1



## **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

#### Regional Headquarters

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Iapan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

## **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18

Fax: (33) 2-40-18-18-18

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

**Disclaimer:** Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

©Atmel Corporation 2004. All rights reserved. Atmel<sup>®</sup> and combinations thereof, Cache Logic<sup>®</sup> are the registered trademarks, and FreeRAM<sup>™</sup> and QuickChange<sup>™</sup> are the trademarks of Atmel Corporation or its subsidiaries. Verilog<sup>®</sup> and OrCAD<sup>®</sup> are the registered trademarks of Cadence Design Systems, Inc. Mentor<sup>®</sup> is the registered trademark, and Exemplar<sup>™</sup> is the trademark of Mentor Graphics. Synopsys<sup>®</sup> is the registered trademark of Synopsis, Inc. Viewlogic<sup>™</sup> is the trademark of Viewlogic Systems, Inc. Synplicity<sup>®</sup> is the registered trademark of Synplify, Inc. Other terms and product names may be the trademarks of others.

