Microchip Technology - AT89LP4052-16SI Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	16MHz
Connectivity	SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	15
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at89lp4052-16si

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The two timer/counters in the AT89LP2052/LP4052 are enhanced with two new modes. Mode 0 can be configured as a variable 9- to 16-bit timer/counter and Mode 1 can be configured as a 16-bit auto-reload timer/counter. In addition both timer/counters may be configured as 8-bit Pulse Width Modulators with 8-bit prescalers.

The I/O ports of the AT89LP2052/LP4052 can be independently configured in one of four operating modes. In quasi-bidirectional mode, the ports operate as in the classic 8051. In input mode, the ports are tri-stated. Push-pull output mode provides full CMOS drivers and open-drain mode provides just a pull-down.

2. Pin Configuration

2.1 20-lead PDIP/SOIC/TSSOP



² AT89LP2052/LP4052

3. Pin Description

Pin	Symbol	Туре	Description
4	DOT	I	RST: External Active-High Reset input.
1	101	I	VPP : Parallel Programming Voltage. Raise to 12V to enable programming.
2	P3 0	I/O	P3.0: User-configurable I/O Port 3 bit 0.
2	1 3.0	I	RXD: Serial Port Receiver input.
3	D3 1	I/O	P3.1: User-configurable I/O Port 3 bit 1.
	1 3.1	0	TXD: Serial Port Transmitter output.
4	XTAL2	0	XTAL2: Output from inverting oscillator amplifier.
5	XTAL1	I	XTAL1: Input to the inverting oscillator amplifier and internal clock generation circuits.
6	D 3 0	I/O	P3.2: User-configurable I/O Port 3 bit 2.
0	1 0.2	I	INTO: External Interrupt 0 input.
7	D 2 2	I/O	P3.3: User-configurable I/O Port 3 bit 3.
'	F 3.3	I	INT1: External Interrupt 1input.
0	D2 4	I/O	P3.4: User-configurable I/O Port 3 bit 4.
0	F3.4	I/O	T0: Timer 0 Counter input or PWM output
0		I/O	P3.5: User-configurable I/O Port 3 bit 5.
9	F3.5	I/O	T1: Timer 1 Counter input or PWM output
10	GND	I	Ground
11	D 2 7	I/O	P3.7: User-configurable I/O Port 3 bit 7.
11	P3.7	0	SYSCLK: System Clock Output when System Clock Fuse is enabled.
10	D1 0	I/O	P1.0: User-configurable I/O Port 1 bit 0.
12	P1.0	I	AIN0: Analog Comparator Positive input.
10	D1 1	I/O	P1.1: User-configurable I/O Port 1 bit 1.
13	P1.1	I	AIN1: Analog Comparator Negative input.
14	P1.2	I/O	P1.2: User-configurable I/O Port 1 bit 2.
15	P1.3	I/O	P1.3: User-configurable I/O Port 1 bit 3
10	D1 4	I/O	P1.4: User-configurable I/O Port 1 bit 4.
10	P1.4	I	SS: SPI slave select.
		1/0	P1.5: User-configurable I/O Port 1 bit 5.
17	P1.5	1/O	MOSI: SPI master-out/slave-in. When configured as master, this pin is an output. When configured as
			slave, this pin is an input.
10	54.0	I/O	P1.6: User-configurable I/O Port 1 bit 6.
18	P1.6	I/O	MISO : SPI master-in/slave-out. When configured as master, this pin is an input. When configured as slave, this pin is an output.
			P1.7: User-configurable I/O Port 1 bit 7.
19	P1.7	1/0	SCK: SPI Clock. When configured as master, this pin is an output. When configured as slave, this pin is
		1/0	an input.
20	VCC	I	Supply Voltage



AT89LP2052/LP4052



Figure 8-2. Single-cycle ALU Operation (Example: INC R0)









12. Reset

During reset, all I/O Registers are set to their initial values, the port pins are tri-stated, and the program starts execution from the Reset Vector, 0000H. The AT89LP2052/LP4052 has four sources of reset: power-on reset, brown-out reset, external reset, and watchdog reset.

12.1 Power-on Reset

A Power-on Reset (POR) is generated by an on-chip detection circuit. The detection level is nominally 1.4V. The POR is activated whenever V_{CC} is below the detection level. The POR circuit can be used to trigger the start-up reset or to detect a supply voltage failure in devices without a brown-out detector. The POR circuit ensures that the device is reset from power-on. When V_{CC} reaches the Power-on Reset threshold voltage, the POR delay counter determines how long the device is kept in POR after V_{CC} rise. The POR signal is activated again, without any delay, when V_{CC} falls below the POR threshold level. A Power-on Reset (i.e. a cold reset) will set the POF flag in PCON.

12.2 Brown-out Reset

The AT89LP2052/LP4052 has an on-chip Brown-out Detection (BOD) circuit for monitoring the V_{CC} level during operation by comparing it to a fixed trigger level. The trigger level for the BOD is nominally 2.2V. The purpose of the BOD is to ensure that if V_{CC} fails or dips while executing at speed, the system will gracefully enter reset without the possibility of errors induced by incorrect execution. When V_{CC} decreases to a value below the trigger level, the Brown-out Reset is immediately activated. When V_{CC} increases above the trigger level, the BOD delay counter starts the MCU after the time-out period has expired.

12.3 External Reset

The RST pin functions as an active-high reset input. The pin must be held high for at least two clock cycles to trigger the internal reset. RST also serves as the In-System Programming (ISP) enable. ISP is enabled when the external reset pin is held high and the ISP Enable fuse is enabled.

12.4 Watchdog Reset

When the Watchdog times out, it will generate an internal reset pulse lasting 16 clock cycles. Watchdog reset will also set the WDTOVF flag in WDTCON. To prevent a Watchdog reset, the watchdog reset sequence 1EH/E1H must be written to WDTRST before the Watchdog times out. A Watchdog reset will occur only if the Watchdog has been enabled. The Watchdog is disabled by default after any reset and must always be re-enabled if needed.

13. Power Saving Modes

The AT89LP2052/LP4052 supports two different power-reducing modes: Idle and Power-down. These modes are accessed through the PCON register.

AT89LP2052/LP4052

A second pull-up, called the "weak" pull-up, is turned on when the port register for the pin contains a logic "1" and the pin itself is also at a logic "1" level. This pull-up provides the primary source current for a quasi-bidirectional pin that is outputting a 1. If this pin is pulled low by an external device, this weak pull-up turns off, and only the very weak pull-up remains on. In order to pull the pin low under these conditions, the external device has to sink enough current to overpower the weak pull-up and pull the port pin below its input threshold voltage.

The third pull-up is referred to as the "strong" pull-up. This pull-up is used to speed up low-tohigh transitions on a quasi-bidirectional port pin when the port register changes from a logic "0" to a logic "1". When this occurs, the strong pull-up turns on for one CPU clock, quickly pulling the port pin high.

When in quasi-bidirectional mode the port pin will always output a "0" when corresponding bit in the port register is also "0". When the port register is "1" the pin may be used either as an input or an output of "1". The quasi-bidirectional port configuration is shown in Figure 15-1. The input circuitry of P3.2 and P3.3 is not disabled during Power-down (see Figure 15-3).



Figure 15-1. Quasi-bidirectional Output

15.2 Input-only Mode

The input port configuration is shown in Figure 15-2. It is a Schmitt-triggered input for improved input noise rejection.

Figure 15-2. Input Only



Figure 15-3. Input Only for P3.2 and P3.3







Port	Configura	ation Bits	Alternate			
Pin	PxM0.y	PxM1.y	Function	Notes		
P1.0	P1M0.0	P1M1.0	AIN0	Input-only		
P1.1	P1M0.1	P1M1.1	AIN1	Input-only		
P1.4	P1M0.4	P1M1.4	SS			
P1.5	P1M0.5	P1M1.5	MOSI	Refer to Section 19.4 "SPI Pin		
P1.6	P1M0.6	P1M1.6	MISO	Configuration" on page 48		
P1.7	P1M0.7	P1M1.7	SCK			
P3.0	P3M0.0	P3M1.0	RXD			
P3.1	P3M0.1	P3M1.1	TXD			
P3.2	P3M0.2	P3M1.2	INT0			
P3.3	P3M0.3	P3M1.3	INT1			
P3.4	P3M0.4	P3M1.4	Т0	Refer to Section 16.6 "Timer/Counter Pin		
P3.5	P3M0.5	P3M1.5	T1	Configuration" on page 30		
P3.6	Not cont	figurable	CMPOUT	Pin is tied to comparator output		

 Table 15-4.
 Port Pin Alternate Functions

16. Enhanced Timer/Counters

The AT89LP2052/LP4052 has two 16-bit Timer/Counter registers: Timer 0 and Timer 1. As a Timer, the register is incremented every clock cycle. Thus, the register counts clock cycles. Since a clock cycle consists of one oscillator period, the count rate is equal to the oscillator frequency.

As a Counter, the register is incremented in response to a 1-to-0 transition at its corresponding input pin, T0 or T1. The external input is sampled every clock cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during the cycle following the one in which the transition was detected. Since 2 clock cycles are required to recognize a 1-to-0 transition, the maximum count rate is 1/2 of the oscillator frequency. There are no restrictions on the duty cycle of the input signal, but it should be held for at least one full clock cycle to ensure that a given level is sampled at least once before it changes.

Furthermore, the Timer or Counter functions for Timer 0 and Timer 1 have four operating modes: variable width timer/counter, 16 bit auto-reload timer/counter, 8 bit auto-reload timer/counter, and split timer/counter. The control bits C/\overline{T} in the Special Function Register TMOD select the Timer or Counter function. The bit pairs (M1, M0) in TMOD select the operating modes.

16.1 Mode 0

Both Timers in Mode 0 are 8-bit Counters with a variable prescaler. The prescaler may vary from 1 to 8 bits depending on the PSC bits in TCONB, giving the timer a range of 9 to 16 bits. By default the timer is configured as a 13-bit timer compatible to Mode 0 in the standard 8051. Figure 16-1 shows the Mode 0 operation as it applies to Timer 1 in 13-bit mode. As the count rolls over from all "1"s to all "0"s, it sets the Timer interrupt flag TF1. The counted input is enabled to the Timer when TR1 = 1 and either GATE = 0 or $\overline{INT1}$ = 1. Setting GATE = 1 allows the Timer to be controlled by external input $\overline{INT1}$, to facilitate pulse width measurements. TR1 is

²⁴ AT89LP2052/LP4052



16.3 Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TL1) with automatic reload, as shown in Figure 16-3. Overflow from TL1 not only sets TF1, but also reloads TL1 with the contents of TH1, which is preset by software. The reload leaves TH1 unchanged. Mode 2 operation is the same for Timer/Counter 0.





16.4 Mode 3

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0. Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. The logic for Mode 3 on Timer 0 is shown in Figure 16-4. TL0 uses the Timer 0 control bits: C/T, GATE, TR0, $\overline{INT0}$, and TF0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the Timer 1 interrupt.

Mode 3 is for applications requiring an extra 8-bit timer or counter. With Timer 0 in Mode 3, the AT89LP2052/LP4052 can appear to have three Timer/Counters. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it out of and into its own Mode 3. In this case, Timer 1 can still be used by the serial port as a baud rate generator or in any application not requiring an interrupt.







out an address byte that identifies the target slave. An address byte differs from a data byte in that the 9th bit is "1" in an address byte and "0" in a data byte. With SM2 = 1, no slave is interrupted by a data byte. An address byte, however, interrupts all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave clears its SM2 bit and prepares to receive the data bytes that follows. The slaves that are not addressed set their SM2 bits and ignore the data bytes.

The SM2 bit has no effect in Mode 0 but can be used to check the validity of the stop bit in Mode 1. In a Mode 1 reception, if SM2 = 1, the receive interrupt is not activated unless a valid stop bit is received.

		oonan ore	oona of Hogio					
SCO	SCON Address = 98H Reset Value = 0000 0000B							
Bit Addressable								
	SM0/FE	SM1	SM2	REN	TB8	RB8	T1	RI
Bit	7	6	5	4	3	2	1	0

Table 10-1. SCON – Senai Port Control Regis	e 18-1. SC(N – Serial	Port Contro	ol Registe
---	-------------	------------	-------------	------------

 $(SMOD0 = 0/1)^{(1)}$

Symbol	Function	Function							
FE	Framing error bit frames but shoul regardless of the	Framing error bit. This bit is set by the receiver when an invalid stop bit is detected. The FE bit is not cleared by valid frames but should be cleared by software. The SMOD0 bit must be set to enable access to the FE bit. FE will be set regardless of the state of SMOD0.							
SM0	Serial Port Mode	Serial Port Mode Bit 0, (SMOD0 must = 0 to access bit SM0)							
	Serial Port Mode Bit 1								
	SMO	SM1	Mode	Description	Baud Rate ⁽²⁾				
	0	0	0	shift register	f _{osc} /2				
SM1	0	1	1	8-bit UART	variable				
	1	0	2	9-bit UART	f_{osc} /32 or f_{osc} /16				
	1	1	3	9-bit UART	variable				
SM2	Enables the Auto 9th data bit (RB8 1 then RI will not In Mode 0, SM2	Enables the Automatic Address Recognition feature in Modes 2 or 3. If SM2 = 1 then RI will not be set unless the received 9th data bit (RB8) is 1, indicating an address, and the received byte is a Given or Broadcast Address. In Mode 1, if SM2 = 1 then RI will not be activated unless a valid stop bit was received, and the received byte is a Given or Broadcast Address. In Mode 0, SM2 should be 0.							
REN	Enables serial re	ception. Set by so	ftware to enable	reception. Clear by	software to disable reception.				
TB8	The 9th data bit	that will be transmi	tted in Modes 2	and 3. Set or clear b	y software as desired.				
RB8	In Modes 2 and 3 0, RB8 is not use	3, the 9th data bit th ed.	nat was received.	. In Mode 1, if SM2 =	= 0, RB8 is the stop bit that was received. In Mode				
ті	Transmit interrup other modes, in a	t flag. Set by hard any serial transmis	ware at the end o sion. Must be cle	of the 8th bit time in leared by software.	Mode 0, or at the beginning of the stop bit in the				
RI	Receive interrupt other modes, in a	t flag. Set by hardv any serial reception	vare at the end on (except see SM	f the 8th bit time in N 12). Must be cleared	Node 0, or halfway through the stop bit time in the l by software.				

Notes: 1. SMOD0 is located at PCON.6.

2. $f_{osc} = oscillator frequency.$



Figure 18-2. Serial Port Mode 1





18.5 More About Modes 2 and 3

Eleven bits are transmitted (through TXD), or received (through RXD): a start bit (0), 8 data bits (LSB first), a programmable ninth data bit, and a stop bit (1). On transmit, the ninth data bit (TB8) can be assigned the value of "0" or "1". On receive, the ninth data bit goes into RB8 in SCON. The baud rate is programmable to either 1/16 or 1/32 of the oscillator frequency in Mode 2. Mode 3 may have a variable baud rate generated from Timer 1.

Figures 18-3 and 18-4 show a functional diagram of the serial port in Modes 2 and 3. The receive portion is exactly the same as in Mode 1. The transmit portion differs from Mode 1 only in the ninth bit of the transmit shift register.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads TB8 into the ninth bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.

The transmission begins when SEND is activated, which puts the start bit at TXD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TXD. The first shift pulse occurs one bit time after that. The first shift clocks a "1" (the stop bit) into the ninth bit position of the shift register. Thereafter, only "0"s are clocked in. Thus, as data bits shift out to the right, "0"s are clocked in from the left. When TB8 is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contain "0"s. This condition flags the TX Control unit to do one last shift, then deactivate SEND and set TI. This occurs at the 11th divide-by-16 rollover after "write to SBUF."

Reception is initiated by a 1-to-0 transition detected at RXD. For this purpose, RXD is sampled at a rate of 16 times the established baud rate. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written to the input shift register.

At the seventh, eighth and ninth counter states of each bit time, the bit detector samples the value of RXD. The value accepted is the value that was seen in at least 2 of the 3 samples. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit continues looking for another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame proceeds.

As data bits come in from the right, "1"s shift out to the left. When the start bit arrives at the left most position in the shift register (which in Modes 2 and 3 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8 and to set RI is generated if, and only if, the following conditions are met at the time the final shift pulse is generated:

RI = 0, and

Either SM2 = 0 or the received 9th data bit = 1

If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If both conditions are met, the received ninth data bit goes into RB8, and the first 8 data bits go into SBUF. One bit time later, whether the above conditions were met or not, the unit continues looking for a 1-to-0 transition at the RXD input.

Note that the value of the received stop bit is irrelevant to SBUF, RB8, or RI.



Figure 18-4. Serial Port Mode 3



• AT89LP2052/LP4052

40



Given = 1110 0X0X

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR = 1100 0000
	SADEN = <u>1111 1001</u>
	Given = 1100 0XX0
Slave 1	SADDR = 1110 0000
	SADEN = <u>1111 1010</u>

Slave 2 SADDR = 1110 0000 SADEN = <u>1111 1100</u> Given = 1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2, use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logic OR of SADDR and SADEN. Zeros in this result are treated as don't cares. In most cases, interpreting the don't cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are loaded with "0"s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51-type UART drivers which do not make use of this feature.

19. Serial Peripheral Interface

The serial peripheral interface (SPI) allows high-speed synchronous data transfer between the AT89LP2052/LP4052 and peripheral devices or between multiple AT89LP2052/LP4052 devices. The AT89LP2052/LP4052 SPI features include the following:

- Full-duplex, 3-wire Synchronous Data Transfer
- Master or Slave Operation
- Maximum Bit Frequency = f/4
- LSB First or MSB First Data Transfer
- Four Programmable Bit Rates in Master Mode
- End of Transmission Interrupt Flag
- Write Collision Flag Protection
- Double-buffered Receive
- Double-buffered Transmit (Enhanced Mode Only)
- Wake up from Idle Mode (Slave Mode Only)



Table 19-2. SPSR – SPI Status Register

SPSR	R Address = AAH Reset Value = 000X X000B									
Not Bit	Not Bit Addressable									
	SPIF WCOL LDEN – – – DISSO ENH									
Bit	7	or m or m <th< td=""></th<>								
Symbo	ool Function									
SPIF	SP in ES =	SP interrupt flag. When a serial transfer is complete, the SPIF bit is set and an interrupt is generated if SPIE = 1 and ES = 1. The SPIF bit is cleared by reading the SPI status register followed by reading/writing the SPI data register.								
WCOL	When data (and	ENH = 0: Write of transfer, the result the SPIF bit) are of the SPIF bit are of the SP	collision flag. Th t of reading the s cleared by reading	e WCOL bit is SPDR register ng the SPI sta	set if the SPI of may be incorrectly tus register foll	data register is ect, and writing owed by reading	written during a g to it has no effe ng/writing the SP	data transfer. ct. The WCOL I data register	During _ bit	

when ENH = 1: WCOL works in Enhanced mode as 1x Burler Full. Writing during WCOL = 1 in enhanced mode will
overwrite the waiting data already present in the Tx Buffer. In this mode, WCOL is no longer reset by the SPIF reset but
is reset when the write buffer has been unloaded into the serial shift register.

LDEN	Load enable for the Tx buffer in enhanced SPI mode. When ENH is set, it is safe to load the Tx Buffer while LDEN = 1 and WCOL = 0. LDEN is high during bits 0 - 3 and is low during bits 4 - 7 of the SPI serial byte transmission time frame.
DISSO	Disable slave output bit. When set, this bit causes the MISO pin to be tri-stated so more than one slave device can share the same interface with

	a single master. Normally, the first byte in a transmission could be the slave address and only the selected slave should clear its DISSO bit.
ENH	Enhanced SPI mode select bit. When ENH = 0, SPI is in normal mode, i.e. without write double buffering. When ENH = 1, SPI is in enhanced mode with write double buffering. The Tx buffer shares the same address with the
	SPDR register.

Table 19-3. SPDR – SPI Data Register

SPDR /	SPDR Address = 86H Reset Value = 00H (after cold reset)										
Not Bit Addressable unchanged (after warm reset)											
	SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0]		
Bit	7	6	5	4	3	2	1	0]		



		Clock Cycles		
Logical Instruction	Bytes	8051	LP2052	Hex Code
CLR A	1	12	1	E4
CPL A	1	12	1	F4
ANL A, Rn	1	12	1	58-5F
ANL A, direct	2	12	2	55
ANL A, @Ri	1	12	2	56-57
ANL A, #data	2	12	2	54
ANL direct, A	2	12	2	52
ANL direct, #data	3	24	3	53
ORL A, Rn	1	12	1	48-4F
ORL A, direct	2	12	2	45
ORL A, @Ri	1	12	2	46-47
ORL A, #data	2	12	2	44
ORL direct, A	2	12	2	42
ORL direct, #data	3	24	3	43
XRL A, Rn	1	12	1	68-6F
XRL A, direct	2	12	2	65
XRL A, @Ri	1	12	2	66-67
XRL A, #data	2	12	2	64
XRL direct, A	2	12	2	62
XRL direct, #data	3	24	3	63
RL A	1	12	1	23
RLC A	1	12	1	33
RR A	1	12	1	03
RRC A	1	12	1	13
SWAP A	1	12	1	C4

Table 22-3. Detailed Logical Instruction Summary

Figure 24-1. SPI Master Timing (CPHA = 0)



Figure 24-2. SPI Slave Timing (CPHA = 0)



Figure 24-3. SPI Master Timing (CPHA = 1)





26. Packaging Information





⁸⁶ AT89LP2052/LP4052



90 AT89LP2052/LP4052

AMEL

Table of Contents

1.	Descri	ption	1
2.	Pin Co	nfiguration	2
	2.1 2	20-lead PDIP/SOIC/TSSOP	2
З.	Pin De	scription	3
4.	Block	Diagram	4
5.	Memor	y Organization	4
	5.1 F	Program Memory	4
	5.2 [Data Memory	5
6.	Specia	I Function Registers	6
7.	Compa	arison to Standard 8051	7
	7.1 \$	System Clock	7
	7.2 I	nstruction Execution with Single-cycle Fetch	7
	7.3 I	nterrupt Handling	7
	7.4	Fimer/Counters	7
	7.5 \$	Serial Port	7
	7.6 \	Natchdog Timer	7
	7.7 I	/O Ports	8
	7.8 F	Reset	8
8.	Enhan	ced CPU	8
9.	Restric	ctions on Certain Instructions	. 10
	9.1 E	Branching Instructions	10
	9.2 N	MOVX-related Instructions, Data Memory	10
10.	Systen	n Clock	. 10
	10.1 (Crystal Oscillator	10
	10.2 E	External Clock Source	10
	10.3 \$	System Clock Out	10
11.	Oscilla	tor Characteristics	. 11
12.	Reset		. 14
	12.1 F	Power-on Reset	14
	12.2 E	Brown-out Reset	14



Table of Contents (Continued)

<i>19.</i>	Serial Peripheral Interface	42
	19.1 Normal Mode	44
	19.2 Enhanced Mode	44
	19.3 Serial Clock Generator	47
	19.4 SPI Pin Configuration	48
20.	Analog Comparator	49
	20.1 Comparator Interrupt with Debouncing	49
21.	Programmable Watchdog Timer	51
22.	Instruction Set Summary	52
23.	Programming the Flash Memory	57
	23.1 Programming Command Summary	58
	23.2 Status Register	59
	23.3 DATA Polling	59
	23.4 Parallel Programming	59
	23.5 In-System Programming (ISP)	73
24.	Electrical Characteristics	78
	24.1 Absolute Maximum Ratings*	78
	24.2 DC Characteristics	79
	24.3 Serial Peripheral Interface Timing	80
	24.4 External Clock Drive	82
	24.5 Serial Port Timing: Shift Register Mode	83
	24.6 Test Conditions	83
25.	Ordering Information	85
	25.1 Green Package Option (Pb/Halide-free)	85
26.	Packaging Information	86
	26.1 20P3 – PDIP	86
	26.2 20S2 – SOIC	87
	26.3 20X – TSSOP	88
27.	Revision History	89





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com Technical Support mcu@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.