# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	HCS08
Core Size	8-Bit
Speed	48MHz
Connectivity	I <sup>2</sup> C, LINbus, SCI, SPI, USB
Peripherals	LVD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x12b SAR
Oscillator Type	External, Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08jm32cgt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



11.6 Interrupts	
11.6.1 Byte Transfer Interrupt	
11.6.2 Address Detect Interrupt	
11.6.3 Arbitration Lost Interrupt	
11.7 Initialization/Application Information	175

# Chapter 12 Multi-Purpose Clock Generator (S08MCGV1)

12.1	Introduction	
	12.1.1 Features	
	12.1.2 Modes of Operation	
12.2	External Signal Description	
12.3	Register Definition	
	12.3.1 MCG Control Register 1 (MCGC1)	
	12.3.2 MCG Control Register 2 (MCGC2)	
	12.3.3 MCG Trim Register (MCGTRM)	
	12.3.4 MCG Status and Control Register (MCGSC)	
	12.3.5 MCG Control Register 3 (MCGC3)	
12.4	Functional Description	
	12.4.1 Operational Modes	
	12.4.2 Mode Switching	
	12.4.3 Bus Frequency Divider	
	12.4.4 Low Power Bit Usage	
	12.4.5 Internal Reference Clock	
	12.4.6 External Reference Clock	
	12.4.7 Fixed Frequency Clock	
12.5	Initialization / Application Information	
	12.5.1 MCG Module Initialization Sequence	
	12.5.2 MCG Mode Switching	
	12.5.3 Calibrating the Internal Reference Clock (IRC)	

# Chapter 13 Real-Time Counter (S08RTCV1)

Introduction	
13.1.1 Features	
13.1.2 Modes of Operation	
13.1.3 Block Diagram	
External Signal Description	
Register Definition	
13.3.1 RTC Status and Control Register (RTCSC)	
13.3.2 RTC Counter Register (RTCCNT)	
13.3.3 RTC Modulo Register (RTCMOD)	
Functional Description	
13.4.1 RTC Operation Example	217
Initialization/Application Information	
	Introduction 13.1.1 Features 13.1.2 Modes of Operation 13.1.3 Block Diagram External Signal Description Register Definition 13.3.1 RTC Status and Control Register (RTCSC) 13.3.2 RTC Counter Register (RTCCNT) 13.3.3 RTC Modulo Register (RTCMOD) Functional Description 13.4.1 RTC Operation Example Initialization/Application Information



# Appendix A Electrical Characteristics

A.1	Introduction	
A.2	Parameter Classification	
A.3	Absolute Maximum Ratings	
A.4	Thermal Characteristics	
A.5	ESD Protection and Latch-Up Immunity	
A.6	DC Characteristics.	
A.7	Supply Current Characteristics.	
A.8	Analog Comparator (ACMP) Electricals	
A.9	ADC Characteristics.	
A.10	External Oscillator (XOSC) Characteristics	
A.11	MCG Specifications	
A.12	AC Characteristics	
	A.12.1 Control Timing	
	A.12.2 Timer/PWM (TPM) Module Timing	
	A.12.3 SPI Characteristics	
A.13	Flash Specifications	
A.14	USB Electricals	
A.15	EMC Performance	
	A.15.1 Radiated Emissions	

# Appendix B

# Ordering Information and Mechanical Drawings

<b>B</b> .1	Ordering Information	371
B.2	Orderable Part Numbering System	371
B.3	Mechanical Drawings	371



Table 1-2 lists the functional versions of the on-chip modules.

Module		Version
Analog Comparator	(ACMP)	2
Analog-to-Digital Converter	(ADC)	1
Central Processing Unit	(CPU)	2
IIC Module	(IIC)	2
Keyboard Interrupt	(KBI)	2
Multi-Purpose Clock Generator	(MCG)	1
Real-Time Counter	(RTC)	1
Serial Communications Interface	(SCI)	4
16-bit Serial Peripheral Interface	(SPI16)	1
Timer Pulse-Width Modulator	(TPM)	3
Universal Serial Bus	(USB)	1
Debug Module	(DBG)	2

Table 1-2. Versions of On-Chip Modules

# 1.3 System Clock Distribution

Figure 1-2 shows a simplified clock connection diagram. Some modules in the MCU have selectable clock inputs as shown. The clock inputs to the modules indicate the clock(s) that are used to drive the module function. All memory mapped registers associated with the modules are clocked with BUSCLK.



```
Chapter 4 Memory
```

#### Table 4-2. Direct-Page Register Summary (Sheet 3 of 4)

Address	Register Name	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>54</b>	SPI1DH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>55</b>	SPI1DL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>56</b>	SPI1MH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>57</b>	SPI1ML	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>58</b>	IICA	AD7	AD6	AD5	AD4	AD3	AD2	AD1	0
0x00 <b>59</b>	IICF	MU	JLT			IC	R		1
0x00 <b>5A</b>	IICC1	IICEN	IICIE	MST	ТΧ	TXAK	RSTA	0	0
0x00 <b>5B</b>	IICS	TCF	IAAS	BUSY	ARBL	0	SRW	IICIF	RXAK
0x00 <b>5C</b>	IICD				DA	TA			
0x00 <b>5D</b>	IICC2	GCAEN	ADEXT	0	0	0	AD10	AD9	AD8
0x00 <b>5E</b> - 0x00 <b>5F</b>	Reserved	_	_	—	_	_	_	_	_
0x00 <b>60</b>	TPM2SC	TOF	TOIE	CPWMS	CLKSB	CLKSA	PS2	PS1	PS0
0x00 <b>61</b>	TPM2CNTH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>62</b>	TPM2CNTL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>63</b>	TPM2MODH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>64</b>	TPM2MODL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>65</b>	TPM2C0SC	CH0F	CH0IE	MS0B	MS0A	ELS0B	ELS0A	0	0
0x00 <b>66</b>	TPM2C0VH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>67</b>	TPM2C0VL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>68</b>	TPM2C1SC	CH1F	CH1IE	MS1B	MS1A	ELS1B	ELS1A	0	0
0x00 <b>69</b>	TPM2C1VH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>6A</b>	TPM2C1VL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>6B</b>	Reserved	—	_	—		_	_	_	—
0x00 <b>6C</b>	RTCSC	RTIF	RTC	LKS	RTIE		RTC	CPS	
0x00 <b>6D</b>	RTCCNT				RTC	CNT			
0x00 <b>6E</b>	RTCMOD				RTCI	MOD			
0x00 <b>6F</b>	Reserved	—	—	—	-	-	_		—
0x00 <b>70</b>	SPI2C1	SPIE	SPE	SPTIE	MSTR	CPOL	CPHA	SSOE	LSBFE
0x00 <b>71</b>	SPI2C2	SPMIE	SPIMODE	0	MODFEN	BIDIROE	0	SPISWAI	SPC0
0x00 <b>72</b>	SPI2BR	0	SPPR2	SPPR1	SPPR0	0	SPR2	SPR1	SPR0
0x00 <b>73</b>	SPI2S	SPRF	SPMF	SPTEF	MODF	0	0	0	0
0x00 <b>74</b>	SPI2DH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>75</b>	SPI2DL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>76</b>	SPI2MH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>77</b>	SPI2ML	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>78</b> – 0x00 <b>7F</b>	Reserved	_		—					—
0x00 <b>80</b>	USBCTL0	USBRESET	USBPU	USBRESMEN	LPRESF		USBVREN		USBPHYEN
0x00 <b>81–</b> 0x00 <b>87</b>	Reserved			—	_	_	_	_	—
0x00 <b>88</b>	PERID	0	0	ID5	ID4	ID3	ID2	ID1	ID0



Source	Operation	dress lode	Object Code	Cycles	Cyc-by-Cyc Details	Affect on CCR	
1 Onin		βq M				VH	INZC
BCLR <i>n,opr8a</i>	Clear Bit n in Memory (Mn ← 0)	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	11 dd 13 dd 15 dd 17 dd 19 dd 1B dd 1D dd 1F dd	5 5 5 5 5 5 5 5 5	rfwpp rfwpp rfwpp rfwpp rfwpp rfwpp rfwpp rfwpp		
BCS rel	Branch if Carry Bit Set (if C = 1) (Same as BLO)	REL	25 rr	3	qqq		
BEQ rel	Branch if Equal (if Z = 1)	REL	27 rr	3	ppp		
BGE rel	Branch if Greater Than or Equal To (if $N \oplus V = 0$ ) (Signed)	REL	90 rr	3	qqq		
BGND	Enter active background if ENBDM=1 Waits for and processes BDM commands until GO, TRACE1, or TAGGO	INH	82	5+	fpppp		
BGT <i>rel</i>	Branch if Greater Than (if Z I (N $\oplus$ V) = 0) (Signed)	REL	92 rr	3	qqq		
BHCC rel	Branch if Half Carry Bit Clear (if $H = 0$ )	REL	28 rr	3	ppp		
BHCS <i>rel</i>	Branch if Half Carry Bit Set (if $H = 1$ )	REL	29 rr	3	ppp		
BHI <i>rel</i>	Branch if Higher (if $C \mid Z = 0$ )	REL	22 rr	3	qqq		
BHS rel	Branch if Higher or Same (if C = 0) (Same as BCC)	REL	24 rr	3	qqq		
BIH <i>rel</i>	Branch if IRQ Pin High (if IRQ pin = 1)	REL	2F rr	3	qqq		
BIL <i>rel</i>	Branch if IRQ Pin Low (if IRQ pin = 0)	REL	2E rr	3	ppp		
BIT #opr8i BIT opr8a BIT opr16a BIT oprx16,X BIT oprx8,X BIT ,X BIT oprx16,SP BIT oprx8,SP	Bit Test (A) & (M) (CCR Updated but Operands Not Changed)	IMM DIR EXT IX2 IX1 IX SP2 SP1	A5 ii B5 dd C5 hh ll D5 ee ff E5 ff F5 9E D5 ee ff 9E E5 ff	2 3 4 3 3 5 4	pp rpp prpp rpp rfp pprpp prpp	0 -	- ↓ ↓ -
BLE rel	Branch if Less Than or Equal To (if Z I (N $\oplus$ V) = 1) (Signed)	REL	93 rr	3	qqq		
BLO <i>rel</i>	Branch if Lower (if $C = 1$ ) (Same as BCS)	REL	25 rr	3	qqq		
BLS <i>rel</i>	Branch if Lower or Same (if $C \mid Z = 1$ )	REL	23 rr	3	qqq		
BLT rel	Branch if Less Than (if $N \oplus V = 1$ ) (Signed)	REL	91 rr	3	ppp		
BMC rel	Branch if Interrupt Mask Clear (if I = 0)	REL	2C rr	3	ppp		
BMI <i>rel</i>	Branch if Minus (if N = 1)	REL	2B rr	3	qqq		
BMS rel	Branch if Interrupt Mask Set (if I = 1)	REL	2D rr	3	qqq		
BNE <i>rel</i>	Branch if Not Equal (if $Z = 0$ )	REL	26 rr	3	qqq		
BPL rel	Branch if Plus (if N = 0)	REL	2A rr	3	ppp		

Table 7-2	Instruction	Set	Summary	(Sheet 2	of 9)
-----------	-------------	-----	---------	----------	-------



### 9.1.1 Features

The KBI features include:

- Up to eight keyboard interrupt pins with individual pin enable bits.
- Each keyboard interrupt pin is programmable as falling edge (or rising edge) only, or both falling edge and low level (or both rising edge and high level) interrupt sensitivity.
- One software enabled keyboard interrupt.
- Exit from low-power modes.

### 9.1.2 Modes of Operation

This section defines the KBI operation in wait, stop, and background debug modes.

#### 9.1.2.1 KBI in Wait Mode

The KBI continues to operate in wait mode if enabled before executing the WAIT instruction. Therefore, an enabled KBI pin (KBPEx = 1) can be used to bring the MCU out of wait mode if the KBI interrupt is enabled (KBIE = 1).

### 9.1.2.2 KBI in Stop Modes

The KBI operates asynchronously in stop3 mode if enabled before executing the STOP instruction. Therefore, an enabled KBI pin (KBPEx = 1) can be used to bring the MCU out of stop3 mode if the KBI interrupt is enabled (KBIE = 1).

During either stop1 or stop2 mode, the KBI is disabled. In some systems, the pins associated with the KBI may be sources of wakeup from stop1 or stop2, see the stop modes section in the Modes of Operation chapter. Upon wake-up from stop1 or stop2 mode, the KBI module will be in the reset state.

### 9.1.2.3 KBI in Active Background Mode

When the microcontroller is in active background mode, the KBI will continue to operate normally.

### 9.1.3 Block Diagram

The block diagram for the keyboard interrupt module is shown Figure 9-2.



# 10.2.1 Analog Power (V<sub>DDAD</sub>)

The ADC analog portion uses  $V_{DDAD}$  as its power connection. In some packages,  $V_{DDAD}$  is connected internally to  $V_{DD}$ . If externally available, connect the  $V_{DDAD}$  pin to the same voltage potential as  $V_{DD}$ . External filtering may be necessary to ensure clean  $V_{DDAD}$  for good results.

# 10.2.2 Analog Ground (V<sub>SSAD</sub>)

The ADC analog portion uses  $V_{SSAD}$  as its ground connection. In some packages,  $V_{SSAD}$  is connected internally to  $V_{SS}$ . If externally available, connect the  $V_{SSAD}$  pin to the same voltage potential as  $V_{SS}$ .

# 10.2.3 Voltage Reference High (V<sub>REFH</sub>)

 $V_{REFH}$  is the high reference voltage for the converter. In some packages,  $V_{REFH}$  is connected internally to  $V_{DDAD}$ . If externally available,  $V_{REFH}$  may be connected to the same potential as  $V_{DDAD}$  or may be driven by an external source between the minimum  $V_{DDAD}$  spec and the  $V_{DDAD}$  potential ( $V_{REFH}$  must never exceed  $V_{DDAD}$ ).

### 10.2.4 Voltage Reference Low (V<sub>REFL</sub>)

 $V_{REFL}$  is the low-reference voltage for the converter. In some packages,  $V_{REFL}$  is connected internally to  $V_{SSAD}$ . If externally available, connect the  $V_{REFL}$  pin to the same voltage potential as  $V_{SSAD}$ .

### 10.2.5 Analog Channel Inputs (ADx)

The ADC module supports up to 28 separate analog inputs. An input is selected for conversion through the ADCH channel select bits.

# **10.3 Register Definition**

These memory-mapped registers control and monitor operation of the ADC:

- Status and control register, ADCSC1
- Status and control register, ADCSC2
- Data result registers, ADCRH and ADCRL
- Compare value registers, ADCCVH and ADCCVL
- Configuration register, ADCCFG
- Pin control registers, APCTL1, APCTL2, APCTL3

### 10.3.1 Status and Control Register 1 (ADCSC1)

This section describes the function of the ADC status and control register (ADCSC1). Writing ADCSC1 aborts the current conversion and initiates a new conversion (if the ADCH bits are equal to a value other than all 1s).



# 11.7 Initialization/Application Information



Figure 11-11. IIC Module Quick Start

MC9S08JM60 Series Data Sheet, Rev. 5



- c) MCGC1 = 0xB8 (%10111000)
  - CLKS (bits 7 and 6) set to %10 in order to select external reference clock as system clock source
  - RDIV (bits 5-3) set to %111, or divide-by-128 because 4 MHz / 128 = 31.25 kHz which is in the 31.25 kHz to 39.0625 kHz range required by the FLL
  - IREFS (bit 2) cleared to 0, selecting the external reference clock
- d) Loop until IREFST (bit 4) in MCGSC is 0, indicating the external reference is the current source for the reference clock
- e) Loop until CLKST (bits 3 and 2) in MCGSC are %10, indicating that the external reference clock is selected to feed MCGOUT
- 2. Then, FBE must transition either directly to PBE mode or first through BLPE mode and then to PBE mode:
  - a) BLPE: If a transition through BLPE mode is desired, first set LP (bit 3) in MCGC2 to 1.
  - b) BLPE/PBE: MCGC1 = 0x90 (%10010000)
    - RDIV (bits 5-3) set to %010, or divide-by-4 because 4 MHz / 4 = 1 MHz which is in the 1 MHz to 2 MHz range required by the PLL. In BLPE mode, the configuration of the RDIV does not matter because both the FLL and PLL are disabled. Changing them only sets up the the dividers for PLL usage in PBE mode
  - c) BLPE/PBE: MCGC3 = 0x44 (%01000100)
    - PLLS (bit 6) set to 1, selects the PLL. In BLPE mode, changing this bit only prepares the MCG for PLL usage in PBE mode
    - VDIV (bits 3-0) set to %0100, or multiply-by-16 because 1 MHz reference \* 16 = 16 MHz. In BLPE mode, the configuration of the VDIV bits does not matter because the PLL is disabled. Changing them only sets up the multiply value for PLL usage in PBE mode
  - d) BLPE: If transitioning through BLPE mode, clear LP (bit 3) in MCGC2 to 0 here to switch to PBE mode
  - e) PBE: Loop until PLLST (bit 5) in MCGSC is set, indicating that the current source for the PLLS clock is the PLL
  - f) PBE: Then loop until LOCK (bit 6) in MCGSC is set, indicating that the PLL has acquired lock
- 3. Last, PBE mode transitions into PEE mode:
  - a) MCGC1 = 0x10 (%00010000)
    - CLKS (bits7 and 6) in MCGSC1 set to %00 in order to select the output of the PLL as the system clock source
    - Loop until CLKST (bits 3 and 2) in MCGSC are %11, indicating that the PLL output is selected to feed MCGOUT in the current clock mode
  - b) Now, With an RDIV of divide-by-4, a BDIV of divide-by-1, and a VDIV of multiply-by-16, MCGOUT = [(4 MHz/4) \* 16]/1 = 16 MHz, and the bus frequency is MCGOUT / 2, or 8 MHz





### 13.3.1 RTC Status and Control Register (RTCSC)

RTCSC contains the real-time interrupt status flag (RTIF), the clock select bits (RTCLKS), the real-time interrupt enable bit (RTIE), and the prescaler select bits (RTCPS).



Figure 13-3. RTC Status and Control Register (RTCSC)

Table	13-2.	RTCSC	Field	Descriptions
-------	-------	-------	-------	--------------

Field	Description
7 RTIF	<ul> <li>Real-Time Interrupt Flag This status bit indicates the RTC counter register reached the value in the RTC modulo register. Writing a logic 0 has no effect. Writing a logic 1 clears the bit and the real-time interrupt request. Reset clears RTIF.</li> <li>0 RTC counter has not reached the value in the RTC modulo register.</li> <li>1 RTC counter has reached the value in the RTC modulo register.</li> </ul>
6–5 RTCLKS	Real-Time Clock Source Select. These two read/write bits select the clock source input to the RTC prescaler. Changing the clock source clears the prescaler and RTCCNT counters. When selecting a clock source, ensure that the clock source is properly enabled (if applicable) to ensure correct operation of the RTC. Reset clears RTCLKS. 00 Real-time clock source is the 1-kHz low power oscillator (LPO) 01 Real-time clock source is the external clock (ERCLK) 1x Real-time clock source is the internal clock (IRCLK)
4 RTIE	<ul> <li>Real-Time Interrupt Enable. This read/write bit enables real-time interrupts. If RTIE is set, then an interrupt is generated when RTIF is set. Reset clears RTIE.</li> <li>Real-time interrupt requests are disabled. Use software polling.</li> <li>Real-time interrupt requests are enabled.</li> </ul>
3–0 RTCPS	Real-Time Clock Prescaler Select. These four read/write bits select binary-based or decimal-based divide-by values for the clock source. See Table 13-3. Changing the prescaler value clears the prescaler and RTCCNT counters. Reset clears RTCPS.

Table 13-3. RTC Prescaler Divide-by values

	RTCPS															
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	Off	2 <sup>3</sup>	2 <sup>5</sup>	2 <sup>6</sup>	2 <sup>7</sup>	2 <sup>8</sup>	2 <sup>9</sup>	2 <sup>10</sup>	1	2	2 <sup>2</sup>	10	2 <sup>4</sup>	10 <sup>2</sup>	5x10 <sup>2</sup>	10 <sup>3</sup>
1	Off	2 <sup>10</sup>	2 <sup>11</sup>	2 <sup>12</sup>	2 <sup>13</sup>	2 <sup>14</sup>	2 <sup>15</sup>	2 <sup>16</sup>	10 <sup>3</sup>	2x10 <sup>3</sup>	5x10 <sup>3</sup>	10 <sup>4</sup>	2x10 <sup>4</sup>	5x10 <sup>4</sup>	10 <sup>5</sup>	2x10 <sup>5</sup>



#### Chapter 14 Serial Communications Interface (S08SCIV4)



- 3. IRQ does not have a clamp diode to V<sub>DD</sub>. IRQ must not be driven above V<sub>DD</sub>.
- 4. Pin contains integrated pullup device.
- 5. When pin functions as KBI (KBIPEn = 1) and associated pin is configured to enable the pullup device, KBEDGn can be used to reconfigure the pullup as a pull-down device.

#### Figure 14-1. MC9S08JM60 Series Block Diagram Highlighting the SCI Blocks and Pins

MC9S08JM60 Series Data Sheet, Rev. 5



	7	6	5	4	3	2	1	0
R W	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0
Reset	0	0	0	0	0	1	0	0

#### Figure 14-5. SCI Baud Rate Register (SCIxBDL)

 Table 14-2. SCIxBDL Field Descriptions

Field	Description
7:0 SBR[7:0]	<b>Baud Rate Modulo Divisor</b> — These 13 bits in SBR[12:0] are referred to collectively as BR, and they set the modulo divide rate for the SCI baud rate generator. When BR = 0, the SCI baud rate generator is disabled to reduce supply current. When BR = 1 to 8191, the SCI baud rate = BUSCLK/( $16 \times BR$ ). See also BR bits in Table 14-1.

# 14.2.2 SCI Control Register 1 (SCIxC1)

This read/write register is used to control various optional features of the SCI system.

	7	6	5	4	3	2	1	0
R W	LOOPS	SCISWAI	RSRC	Μ	WAKE	ILT	PE	PT
Reset	0	0	0	0	0	0	0	0

#### Figure 14-6. SCI Control Register 1 (SCIxC1)

#### Table 14-3. SCIxC1 Field Descriptions

Field	Description
7 LOOPS	<ul> <li>Loop Mode Select — Selects between loop back modes and normal 2-pin full-duplex modes. When LOOPS = 1, the transmitter output is internally connected to the receiver input.</li> <li>0 Normal operation — RxD and TxD use separate pins.</li> <li>1 Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input. (See RSRC bit.) RxD pin is not used by SCI.</li> </ul>
6 SCISWAI	<ul> <li>SCI Stops in Wait Mode</li> <li>SCI clocks continue to run in wait mode so the SCI can be the source of an interrupt that wakes up the CPU.</li> <li>SCI clocks freeze while CPU is in wait mode.</li> </ul>
5 RSRC	<ul> <li>Receiver Source Select — This bit has no meaning or effect unless the LOOPS bit is set to 1. When LOOPS = 1, the receiver input is internally connected to the TxD pin and RSRC determines whether this connection is also connected to the transmitter output.</li> <li>Provided LOOPS = 1, RSRC = 0 selects internal loop back mode and the SCI does not use the RxD pins.</li> <li>Single-wire SCI mode where the TxD pin is connected to the transmitter output.</li> </ul>
4 M	<ul> <li>9-Bit or 8-Bit Mode Select</li> <li>0 Normal — start + 8 data bits (LSB first) + stop.</li> <li>1 Receiver and transmitter use 9-bit data characters start + 8 data bits (LSB first) + 9th data bit + stop.</li> </ul>



Field	Description
7 TDRE	<ul> <li>Transmit Data Register Empty Flag — TDRE is set out of reset and when a transmit data value transfers from the transmit data buffer to the transmit shifter, leaving room for a new character in the buffer. To clear TDRE, read SCIxS1 with TDRE = 1 and then write to the SCI data register (SCIxD).</li> <li>0 Transmit data register (buffer) full.</li> <li>1 Transmit data register (buffer) empty.</li> </ul>
6 TC	<ul> <li>Transmission Complete Flag — TC is set out of reset and when TDRE = 1 and no data, preamble, or break character is being transmitted.</li> <li>0 Transmitter active (sending data, a preamble, or a break).</li> <li>1 Transmitter idle (transmission activity complete).</li> <li>TC is cleared automatically by reading SCIxS1 with TC = 1 and then doing one of the following three things:</li> <li>Write to the SCI data register (SCIxD) to transmit new data</li> <li>Queue a preamble by changing TE from 0 to 1</li> <li>Queue a break character by writing 1 to SBK in SCIxC2</li> </ul>
5 RDRF	<ul> <li>Receive Data Register Full Flag — RDRF becomes set when a character transfers from the receive shifter into the receive data register (SCIxD). To clear RDRF, read SCIxS1 with RDRF = 1 and then read the SCI data register (SCIxD).</li> <li>0 Receive data register empty.</li> <li>1 Receive data register full.</li> </ul>
4 IDLE	Idle Line Flag — IDLE is set when the SCI receive line becomes idle for a full character time after a period of activity. When ILT = 0, the receiver starts counting idle bit times after the start bit. So if the receive character is all 1s, these bit times and the stop bit time count toward the full character time of logic high (10 or 11 bit times depending on the M control bit) needed for the receiver to detect an idle line. When ILT = 1, the receiver doesn't start counting idle bit times until after the stop bit. So the stop bit and any logic high bit times at the end of the previous character do not count toward the full character time of logic high needed for the receiver to detect an idle line. To clear IDLE, read SCIxS1 with IDLE = 1 and then read the SCI data register (SCIxD). After IDLE has been cleared, it cannot become set again until after a new character has been received and RDRF has been set. IDLE will get set only once even if the receive line remains idle for an extended period. 0 No idle line was detected.
3 OR	<ul> <li>Receiver Overrun Flag — OR is set when a new serial character is ready to be transferred to the receive data register (buffer), but the previously received character has not been read from SCIxD yet. In this case, the new character (and all associated error information) is lost because there is no room to move it into SCIxD. To clear OR, read SCIxS1 with OR = 1 and then read the SCI data register (SCIxD).</li> <li>0 No overrun.</li> <li>1 Receive overrun (new SCI data lost).</li> </ul>
2 NF	<ul> <li>Noise Flag — The advanced sampling technique used in the receiver takes seven samples during the start bit and three samples in each data bit and the stop bit. If any of these samples disagrees with the rest of the samples within any bit time in the frame, the flag NF will be set at the same time as the flag RDRF gets set for the character. To clear NF, read SCIxS1 and then read the SCI data register (SCIxD).</li> <li>0 No noise detected.</li> <li>1 Noise detected in the received character in SCIxD.</li> </ul>

#### Table 14-5. SCIxS1 Field Descriptions





#### Figure 15-6. SPI Control Register 2 (SPIxC2)

#### Table 15-3. SPIxC2 Register Field Descriptions

Field	Description
7 SPMIE	<ul> <li>SPI Match Interrupt Enable — This is the interrupt enable for the SPI receive data buffer hardware match (SPMF) function.</li> <li>Interrupts from SPMF inhibited (use polling).</li> <li>When SPMF = 1, requests a hardware interrupt.</li> </ul>
6 SPIMODE	<ul> <li>SPI 8- or 16-bit Mode — This bit allows the user to select either an 8-bit or 16-bit SPI data transmission length. In master mode, a change of this bit will abort a transmission in progress, force the SPI system into idle state, and reset all status bits in the SPIxS register. Refer to section Section 15.4.4, "Data Transmission Length," for details.</li> <li>0 8-bit SPI shift register, match register, and buffers.</li> <li>1 16-bit SPI shift register, match register, and buffers.</li> </ul>
4 MODFEN	Master Mode-Fault Function Enable — When the SPI is configured for slave mode, this bit has no meaning or effect. (The SS pin is the slave select input.) In master mode, this bit determines how the SS pin is used (refer to Table 15-2 for details)0Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI 11Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output
3 BIDIROE	<b>Bidirectional Mode Output Enable</b> — When bidirectional mode is enabled by SPI pin control 0 (SPC0) = 1, BIDIROE determines whether the SPI data output driver is enabled to the single bidirectional SPI I/O pin. Depending on whether the SPI is configured as a master or a slave, it uses either the MOSI (MOMI) or MISO (SISO) pin, respectively, as the single SPI data I/O pin. When SPC0 = 0, BIDIROE has no meaning or effect. 0 Output driver disabled so SPI data I/O pin acts as an input 1 SPI I/O pin enabled as an output
1 SPISWAI	<ul> <li>SPI Stop in Wait Mode — This bit is used for power conservation while in wait.</li> <li>SPI clocks continue to operate in wait mode</li> <li>SPI clocks stop when the MCU enters wait mode</li> </ul>
0 SPC0	<ul> <li>SPI Pin Control 0 — This bit enables bidirectional pin configurations as shown in Table 15-4.</li> <li>0 SPI uses separate pins for data input and data output.</li> <li>1 SPI configured for single-wire bidirectional operation.</li> </ul>



#### Serial Peripheral Interface (S08SPI16V1)

In the special case where the SPI is in master mode and MODFEN bit is cleared, the  $\overline{SS}$  pin is not used by the SPI. In this special case, the mode fault error function is inhibited and MODF remains cleared. In case the SPI system is configured as a slave, the  $\overline{SS}$  pin is a dedicated input pin. Mode fault error doesn't occur in slave mode.

If a mode fault error occurs the SPI is switched to slave mode, with the exception that the slave output buffer is disabled. So SPSCK, MISO and MOSI pins are forced to be high impedance inputs to avoid any possibility of conflict with another output driver. A transmission in progress is aborted and the SPI is forced into idle state.

If the mode fault error occurs in the bidirectional mode for a SPI system configured in master mode, output enable of the MOMI (MOSI in bidirectional mode) is cleared if it was set. No mode fault error occurs in the bidirectional mode for the SPI system configured in slave mode.

The mode fault flag is cleared automatically by a read of the SPI Status Register (with MODF set) followed by a write to SPI Control Register 1. If the mode fault flag is cleared, the SPI becomes a normal master or slave again.

### 15.4.9 Low Power Mode Options

### 15.4.9.1 SPI in Run Mode

In run mode with the SPI system enable (SPE) bit in the SPI control register clear, the SPI system is in a low-power, disabled state. SPI registers can still be accessed, but clocks to the core of this module are disabled.

### 15.4.9.2 SPI in Wait Mode

SPI operation in wait mode depends upon the state of the SPISWAI bit in SPI Control Register 2.

- If SPISWAI is clear, the SPI operates normally when the CPU is in wait mode
- If SPISWAI is set, SPI clock generation ceases and the SPI module enters a power conservation state when the CPU is in wait mode.
  - If SPISWAI is set and the SPI is configured for master, any transmission and reception in progress stops at wait mode entry. The transmission and reception resumes when the SPI exits wait mode.
  - If SPISWAI is set and the SPI is configured as a slave, any transmission and reception in progress continues if the SPSCK continues to be driven from the master. This keeps the slave synchronized to the master and the SPSCK.

If the master transmits data while the slave is in wait mode, the slave will continue to send out data consistent with the operation mode at the start of wait mode (i.e., if the slave is currently sending its SPIxDH:SPIxDL to the master, it will continue to send the same byte. Otherwise, if the slave is currently sending the last data received byte from the master, it will continue to send each previously receive data from the master byte).



#### Timer/PWM Module (S08TPMV3)

• Edge-aligned PWM mode

The value of a 16-bit modulo register plus 1 sets the period of the PWM output signal. The channel value register sets the duty cycle of the PWM output signal. The user may also choose the polarity of the PWM output signal. Interrupts are available at the end of the period and at the duty-cycle transition point. This type of PWM signal is called edge-aligned because the leading edges of all PWM signals are aligned with the beginning of the period, which is the same for all channels within a TPM.

• Center-aligned PWM mode

Twice the value of a 16-bit modulo register sets the period of the PWM output, and the channel-value register sets the half-duty-cycle duration. The timer counter counts up until it reaches the modulo value and then counts down until it reaches zero. As the count matches the channel value register while counting down, the PWM output becomes active. When the count matches the channel value register while counting up, the PWM output becomes inactive. This type of PWM signal is called center-aligned because the centers of the active duty cycle periods for all channels are aligned with a count value of zero. This type of PWM is required for types of motors used in small appliances.

This is a high-level description only. Detailed descriptions of operating modes are in later sections.

### 16.1.3 Block Diagram

The TPM uses one input/output (I/O) pin per channel, TPMxCHn (timer channel n) where n is the channel number (1-8). The TPM shares its I/O pins with general purpose I/O port pins (refer to I/O pin descriptions in full-chip specification for the specific chip implementation).

Figure 16-2 shows the TPM structure. The central component of the TPM is the 16-bit counter that can operate as a free-running counter or a modulo up/down counter. The TPM counter (when operating in normal up-counting mode) provides the timing reference for the input capture, output compare, and edge-aligned PWM functions. The timer counter modulo registers, TPMxMODH:TPMxMODL, control the modulo value of the counter (the values 0x0000 or 0xFFFF effectively make the counter free running). Software can read the counter value at any time without affecting the counting sequence. Any write to either half of the TPMxCNT counter resets the counter, regardless of the data value written.



Timer/PWM Module (S08TPMV3)



Figure 16-15. PWM Period and Pulse Width (ELSnA=0)

When the channel value register is set to 0x0000, the duty cycle is 0%. 100% duty cycle can be achieved by setting the timer-channel register (TPMxCnVH:TPMxCnVL) to a value greater than the modulus setting. This implies that the modulus setting must be less than 0xFFFF in order to get 100% duty cycle.

Because the TPM may be used in an 8-bit MCU, the settings in the timer channel registers are buffered to ensure coherent 16-bit updates and to avoid unexpected PWM pulse widths. Writes to any of the registers TPMxCnVH and TPMxCnVL, actually write to buffer registers. In edge-aligned PWM mode, values are transferred to the corresponding timer-channel registers according to the value of CLKSB:CLKSA bits, so:

- If (CLKSB:CLKSA = 0:0), the registers are updated when the second byte is written
- If (CLKSB:CLKSA not = 0:0), the registers are updated after the both bytes were written, and the TPM counter changes from (TPMxMODH:TPMxMODL 1) to (TPMxMODH:TPMxMODL). If the TPM counter is a free-running counter then the update is made when the TPM counter changes from 0xFFFE to 0xFFFF.

### 16.4.2.4 Center-Aligned PWM Mode

This type of PWM output uses the up/down counting mode of the timer counter (CPWMS=1). The output compare value in TPMxCnVH:TPMxCnVL determines the pulse width (duty cycle) of the PWM signal while the period is determined by the value in TPMxMODH:TPMxMODL. TPMxMODH:TPMxMODL should be kept in the range of 0x0001 to 0x7FFF because values outside this range can produce ambiguous results. ELSnA will determine the polarity of the CPWM output.

```
pulse width = 2 x (TPMxCnVH:TPMxCnVL)
period = 2 x (TPMxMODH:TPMxMODL); TPMxMODH:TPMxMODL=0x0001-0x7FFF
```

If the channel-value register TPMxCnVH:TPMxCnVL is zero or negative (bit 15 set), the duty cycle will be 0%. If TPMxCnVH:TPMxCnVL is a positive value (bit 15 clear) and is greater than the (non-zero) modulus setting, the duty cycle will be 100% because the duty cycle compare will never occur. This implies the usable range of periods set by the modulus register is 0x0001 through 0x7FFE (0x7FFF if you do not need to generate 100% duty cycle). This is not a significant limitation. The resulting period would be much longer than required for normal applications.

TPMxMODH:TPMxMODL=0x0000 is a special case that should not be used with center-aligned PWM mode. When CPWMS=0, this case corresponds to the counter running free from 0x0000 through 0xFFFF, but when CPWMS=1 the counter needs a valid match to the modulus register somewhere other than at 0x0000 in order to change directions from up-counting to down-counting.



# 17.3.11 Address Register (ADDR)

The ADDR register contains the unique 7-bit address the device will be recognized as through USB. The register is reset to 0x00 after the reset input has gone active or the USB module has decoded USB reset signaling. That will initialize the address register to decode address 0x00 as required by the USB specification. Firmware will change the value when it processes a SET\_ADDRESS request.



Figure 17-14. Address Register (ADDR)

Field	Description
6–0 ADDR[6:0]	<b>USB Address</b> — This 7-bit value defines the USB address that the USB module will decode

### 17.3.12 Frame Number Register (FRMNUML, FRMNUMH)

The frame number registers contains the 11-bit frame number. The frame number registers require two 8-bit registers to implement. The low order byte is contained in FRMNUML, and the high order byte is contained in FRMNUMH. These registers are updated with the current frame number whenever a SOF TOKEN is received.



Figure 17-15. Frame Number Register Low (FRMNUML)

Field	Description
7–0 FRM[7:0]	Frame Number — These bits represent the low order bits of the 11 bit frame number.



Num	С	Parameter	Symbol	Min	Typical <sup>1</sup>	Max.	Unit
5	Ρ	Output low current — Max. total I <sub>OL</sub> for all ports 5 V 3 V	I <sub>OLT</sub>			100 60	mA
6	С	Input high voltage; all digital inputs 5 V 3 V	V <sub>IH</sub>	$\begin{array}{c} 0.65 \times V_{DD} \\ 0.70 \times V_{DD} \end{array}$	_	_	v
7	С	Input low voltage; all digital inputs	V <sub>IL</sub>	—	—	$0.35 \times V_{DD}$	
8	С	Input hysteresis; all digital inputs	V <sub>hys</sub>	$0.06 \times V_{DD}$			mV
9	С	Input leakage current (per pin); input only pins	ll <sub>ln</sub> l	—	0.1	1	μA
10	Ρ	Hi-Z (off-state) leakage current (per pin)	I <sub>OZ</sub>	_	0.1	1	μA
11	Ρ	Internal pullup resistors <sup>3</sup>	R <sub>PU</sub>	20	45	65	kΩ
12	Ρ	Internal pulldown resistors <sup>4</sup>	R <sub>PD</sub>	20	45	65	kΩ
13	Т	Internal pullup resistor to USBDP (to V <sub>USB33</sub> ) Idle Transmit	R <sub>PUPD</sub>	900 1425	1300 2400	1575 3090	kΩ
14	D	DC injection current <sup>5 6 7 8</sup> (single pin limit) V <sub>IN</sub> >V <sub>DD</sub> V <sub>IN</sub> <v<sub>SS</v<sub>		0 0		2 0.2	mA
		DC injection current (Total MCU limit, includes sum of all stressed pins) $V_{IN} > V_{DD} V_{IN} < V_{SS}$	Ι <sub>IC</sub>	0 0		25 -5	mA
15	D	Input capacitance; all non-supply pins	C <sub>In</sub>	—	—	8	pF
16	D	RAM retention voltage	V <sub>RAM</sub>	—	0.6	1.0	V
17	D	POR re-arm voltage	V <sub>POR</sub>	0.9	1.4	2.0	V
18	D	POR re-arm time	t <sub>POR</sub>	10	—	—	μS

Table A-6. DC Characteristics	(continued)
-------------------------------	-------------



Appendix A Electrical Characteristics

# A.10 External Oscillator (XOSC) Characteristics

Table A-11. Oscillator Electrical Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit	
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode <sup>2</sup> High range (RANGE = 1) PEE or PBE mode <sup>3</sup> High range (RANGE = 1, HGO = 1) BLPE mode High range (RANGE = 1, HGO = 0) BLPE mode	f <sub>lo</sub> f <sub>hi-fll</sub> f <sub>hi-pll</sub> f <sub>hi-hgo</sub> f <sub>hi-lp</sub>	32 1 1 1 1		38.4 5 16 16 8	kHz MHz MHz MHz MHz	
2	_	Load capacitors	C <sub>1,</sub> C <sub>2</sub>	See crystal or resonator manufacturer's recommendation.				
3	_	Feedback resistor Low range (32 kHz to 38.4 kHz) High range (1 MHz to 16 MHz)	R <sub>F</sub>		10 1		ΜΩ ΜΩ	
4	_	Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) $\geq 8 \text{ MHz}$ 4 MHz 1 MHz	R <sub>S</sub>		0 100 0 0 0 0	  0 10 20	kΩ	
5	т	Crystal start-up time <sup>4</sup> Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) <sup>5</sup> High range, high gain (RANGE = 1, HGO = 1) <sup>5</sup>	t CSTL-LP CSTL-HGO CSTH-LP CSTH-HGO		200 400 5 15		ms	
6	т	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode <sup>2</sup> PEE or PBE mode <sup>3</sup> BLPE mode	f <sub>extal</sub>	0.03125 1 0		5 16 40	MHz MHz MHz	

<sup>1</sup> Typical data was characterized at 3.0 V, 25°C or is recommended value.

<sup>2</sup> When MCG is configured for FEE or FBE mode, input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

<sup>3</sup> When MCG is configured for PEE or PBE mode, input clock source must be divided using RDIV to within the range of 1 MHz to 2 MHz.

<sup>4</sup> This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

<sup>5</sup> 4 MHz crystal



MC9S08JM60 Series Data Sheet, Rev. 5