



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | C166 |
| Core Size | 16-Bit |
| Speed | 25MHz |
| Connectivity | EBI/EMI, I ² C, SPI, UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 76 |
| Program Memory Size | - |
| Program Memory Type | ROMIess |
| EEPROM Size | - |
| RAM Size | 3K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | A/D 4x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-BQFP |
| Supplier Device Package | PG-MQFP-100-2 |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/c161pil25mcafxuma1 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



| Table 1 | Pin Definitions and Functions (continued) | | | | | | | |
|--|--|--|---|--|--|--|--|--|
| Symbol | Pin Num. TQFP | Pin Num. MQFP | Input Outp. | Function | | | | |
| P6.0 P6.1 P6.2 P6.3 P6.4 P6.5 P6.6 P6.7 | 79 80 81 82 83 84 85 86 | 81 82 83 84 85 86 87 88 | IO O O O I/O I/O I/O I/O | Port 6 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 6 outputs can be configured as push/pull or open drain drivers.The Port 6 pins also serve for alternate functions: $\underline{CS0}$ Chip Select 0 Output $\underline{CS1}$ Chip Select 1 Output $\underline{CS2}$ Chip Select 2 Output $\underline{CS3}$ Chip Select 3 Output $\underline{CS4}$ Chip Select 4 Output $\underline{SDA1}$ 1^2 C Bus Data Line 1 $\underline{SDA2}$ 1^2 C Bus Data Line 2 | | | | |
| | | | | Note: Pins P6.7-5 are open drain outputs only. | | | | |
| P2 | | | IO | Port 2 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 2 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 2 is selectable (TTL or special). The Port 2 pins also serve for alternate functions: | | | | |
| P2.8 | 87 | 89 | 1 | EX0IN Fast External Interrupt 0 Input | | | | |
| P2.9 | 88 | 90 | | EX1IN Fast External Interrupt 1 Input | | | | |
| P2.10 | 89 | 91 | | EX2IN Fast External Interrupt 2 Input | | | | |
| P2.11 P2.12 | 90 91 | 92 93 | | EX3IN Fast External Interrupt 3 Input EX4IN Fast External Interrupt 4 Input | | | | |
| P2.12 P2.13 | 91 92 | 93 94 | | EX4IN Fast External Interrupt 4 Input EX5IN Fast External Interrupt 5 Input | | | | |
| P2.13 P2.14 | 92 93 | 94 95 | | EX6IN Fast External Interrupt 6 Input | | | | |
| P2.15 | 94 | 96 | I | EX7IN Fast External Interrupt 7 Input | | | | |
| V _{AREF} | 95 | 97 | - | Reference voltage for the A/D converter. | | | | |
| V_{AGND} | 96 | 98 | - | Reference ground for the A/D converter. | | | | |



Functional Description

The architecture of the C161PI combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. The following block diagram gives an overview of the different on-chip components and of the advanced, high bandwidth internal bus structure of the C161PI.

Note: All time specifications refer to a CPU clock of 25 MHz (see definition in the AC Characteristics section).



Figure 4 Block Diagram



Interrupt System

With an interrupt response time within a range from just 5 to 12 CPU clocks (in case of internal program execution), the C161PI is capable of reacting very fast to the occurrence of non-deterministic events.

The architecture of the C161PI supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source or the destination pointer. An individual PEC transfer counter is implicity decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data. The C161PI has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield exists for each of the possible interrupt sources. Via its related register, each source can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

The following table shows all of the possible C161PI interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.

Note: Interrupt nodes which are not used by associated peripherals, may be used to generate software controlled interrupt requests by setting the respective interrupt request bit (xIR).



The state of this latch may be used to clock timer T5. The overflows/underflows of timer T6 can additionally be used to cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows absolute time differences to be measured or pulse multiplication to be performed without software overhead.

The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of GPT1 timer T3's inputs T3IN and/or T3EUD. This is especially advantageous when T3 operates in Incremental Interface Mode.



Figure 7 Block Diagram of GPT2



DC Characteristics (Standard Supply Voltage Range) (continued)

(Operating Conditions apply)

| Parameter | Symbol | Limit Values | | Unit | Test Condition | |
|--|--|---------------------|-------------------------------------|------|---|--|
| | | min. | max. | | | |
| Output low voltage (all other outputs) | V _{OL1} CC | - | 0.45 | V | <i>I</i> _{OL} = 1.6 mA | |
| Output high voltage ¹⁾ (PORT0, PORT1, Port 4, ALE, | V _{OH} CC | 2.4 | - | V | I _{OH} = -2.4 mA | |
| RD, WR, BHE, CLKOUT, RSTOUT) | | 0.9 V _{DD} | - | V | I _{ОН} = -0.5 mA | |
| Output high voltage 1) | V _{OH1} CC | 2.4 | _ | V | I _{он} = -1.6 mA | |
| (all other outputs) | | 0.9 V _{DD} | - | V | I _{он} = -0.5 mA | |
| Input leakage current (Port 5) | I _{OZ1} CC | - | ±200 | nA | $0.45V < V_{IN} < V_{DD}$ | |
| Input leakage current (all other) | I _{OZ2} CC | - | ±500 | nA | $0.45 \mathrm{V} < V_{\mathrm{IN}} < V_{\mathrm{DD}}$ | |
| RSTIN inactive current ²⁾ | I _{RSTH} ³⁾ | - | -10 | μA | $V_{\rm IN} = V_{\rm IH1}$ | |
| RSTIN active current ²⁾ | I _{RSTL} ⁴⁾ | -100 | — | μA | $V_{\rm IN} = V_{\rm IL}$ | |
| Read/Write inactive current ⁵⁾ | I _{RWH} ³⁾ | - | -40 | μA | $V_{\rm OUT}$ = 2.4 V | |
| Read/Write active current ⁵⁾ | $I_{\rm RWL}^{4)}$ | -500 | - | μA | $V_{\rm OUT} = V_{\rm OLmax}$ | |
| ALE inactive current 5) | I _{ALEL} ³⁾ | - | 40 | μA | $V_{\rm OUT} = V_{\rm OLmax}$ | |
| ALE active current ⁵⁾ | $I_{\rm ALEH}$ ⁴⁾ | 500 | _ | μA | $V_{\rm OUT}$ = 2.4 V | |
| Port 6 inactive current ⁵⁾ | I _{P6H} ³⁾ | - | -40 | μA | $V_{\rm OUT}$ = 2.4 V | |
| Port 6 active current ⁵⁾ | I _{P6L} ⁴⁾ | -500 | _ | μA | $V_{\rm OUT} = V_{\rm OL1max}$ | |
| PORT0 configuration current ⁵⁾ | I _{P0H} ³⁾ | - | -10 | μA | $V_{\rm IN} = V_{\rm IHmin}$ | |
| | I _{POL} ⁴⁾ | -100 | - | μA | $V_{\rm IN} = V_{\rm ILmax}$ | |
| XTAL1 input current | I _{IL} CC | - | ±20 | μA | $0 V < V_{IN} < V_{DD}$ | |
| Pin capacitance ⁶⁾ (digital inputs/outputs) | C _{IO} CC | _ | 10 | pF | f = 1 MHz T _A = 25 ℃ | |
| Power supply current (5V active) with all peripherals active | $I_{\rm DD5}$ | _ | 1 + 2* <i>f</i> _{CPU} | mA | $\overline{\text{RSTIN}} = V_{\text{IL2}}$ $f_{\text{CPU}} \text{ in [MHz]}^{7)}$ | |
| Idle mode supply current (5V) with all peripherals active | I _{IDX5} | _ | 1 + 0.8* <i>f</i> _{CPU} | mA | $\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{CPU}} \text{ in [MHz]}^{7)}$ | |
| Idle mode supply current (5V) with all peripherals deactivated, PLL off, SDD factor = 32 | <i>I</i> _{IDO5} ⁸⁾ | - | 500 + 50*f _{OSC} | μA | $\overline{\text{RSTIN}} = V_{\text{IH1}}$ f_{OSC} in [MHz] ⁷⁾ | |



DC Characteristics (Reduced Supply Voltage Range)

(Operating Conditions apply)

| Parameter | Symbol | Limit ' | Values | Unit | Test Condition | |
|---|---------------------------------|------------------------------|-----------------------|------|----------------------------------|--|
| | | min. | min. max. | | | |
| Input low voltage XTAL1, P3.0, P3.1, P6.5, P6.6, P6.7 | V _{IL1} SR | - 0.5 | 0.3 V _{DD} | V | - | |
| Input low voltage (TTL) | V _{IL} SR | - 0.5 | 0.8 | V | - | |
| Input low voltage (Special Threshold) | V _{ILS} SR | - 0.5 | 1.3 | V | - | |
| Input high voltage RSTIN | V _{IH1} SR | 0.6 V _{DD} | V _{DD} + 0.5 | V | - | |
| Input high voltage XTAL1, P3.0, P3.1, P6.5, P6.6, P6.7 | V _{IH2} SR | 0.7 V _{DD} | V _{DD} + 0.5 | V | - | |
| Input high voltage (TTL) | V _{IH} SR | 1.8 | V _{DD} + 0.5 | V | - | |
| Input high voltage (Special Threshold) | V _{IHS} SR | 0.8 V _{DD} - 0.2 | V _{DD} + 0.5 | V | - | |
| Input Hysteresis (Special Threshold) | HYS | 250 | _ | mV | - | |
| Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT) | V _{OL} CC | _ | 0.45 | V | I _{OL} = 1.6 mA | |
| Output low voltage P3.0, P3.1, P6.5, P6.6, P6.7 | V _{OL2} CC | - | 0.4 | V | <i>I</i> _{OL2} = 1.6 mA | |
| Output low voltage (all other outputs) | V _{OL1} CC | - | 0.45 | V | <i>I</i> _{OL} = 1.0 mA | |
| Output high voltage ¹⁾ (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT) | V _{OH} CC | 0.9 V _{DD} | - | V | I _{OH} = -0.5 mA | |
| Output high voltage ¹⁾ (all other outputs) | V _{OH1} CC | 0.9 V _{DD} | - | V | I _{OH} = -0.25 mA | |
| Input leakage current (Port 5) | I _{OZ1} CC | - | ±200 | nA | $0.45V < V_{IN} < V_{DD}$ | |
| Input leakage current (all other) | I _{OZ2} CC | - | ±500 | nA | $0.45V < V_{IN} < V_{DD}$ | |
| RSTIN inactive current ²⁾ | I _{RSTH} ³⁾ | _ | -10 | μA | $V_{\rm IN} = V_{\rm IH1}$ | |



I [mA]

50





Figure 10 Supply/Idle Current as a Function of Operating Frequency

C161PI



A/D Converter Characteristics

(Operating Conditions apply)

4.0V (2.6V) $\leq V_{\rm AREF} \leq V_{\rm DD}$ + 0.1V (Note the influence on TUE.)

 $V_{\rm SS}$ - 0.1V $\leq V_{\rm AGND} \leq V_{\rm SS}$ + 0.2V

| Parameter | Symbol | Limit | Values | Unit | Test Condition | |
|---|---------------------|-------------------|------------------------------------|------|--|--|
| | | min. | max. | | | |
| Analog input voltage range | V _{AIN} SR | V _{AGND} | V _{AREF} | V | 1) | |
| Basic clock frequency | $f_{\rm BC}$ | 0.5 | 6.25 | MHz | 2) | |
| Conversion time | t _C CC | _ | 40 t_{BC} + t_{S} +2 t_{CPU} | | ³⁾ $t_{\rm CPU} = 1 / f_{\rm CPU}$ | |
| Total unadjusted error | TUE CC | _ | ±2 | LSB | $V_{\text{AREF}} \ge 4.0 \text{ V}^{-5}$ | |
| | 4) | - | ± 4 | LSB | $V_{AREF} \ge 2.6 \text{ V}$ | |
| Internal resistance of reference voltage source | $R_{AREF} SR$ | _ | t _{BC} / 60 - 0.25 | kΩ | <i>t</i> _{BC} in [ns] ^{6) 7)} | |
| Internal resistance of analog source | $R_{\rm ASRC}$ SR | - | t _S / 450 - 0.25 | kΩ | <i>t</i> _S in [ns] ^{7) 8)} | |
| ADC input capacitance | C_{AIN} CC | - | 33 | pF | 7) | |

V_{AIN} may exceed V_{AGND} or V_{AREF} up to the absolute maximum ratings. However, the conversion result in these cases will be X000_H or X3FF_H, respectively.

- 2) The limit values for f_{BC} must not be exceeded when selecting the CPU frequency and the ADCTC setting.
- 3) This parameter includes the sample time t_s , the time for determining the digital result and the time to load the result register with the conversion result.

Values for the basic clock $t_{\rm BC}$ depend on the conversion time programming.

This parameter depends on the ADC control logic. It is not a real maximum value, but rather a fixum.

TUE is tested at V_{AREF}=5.0V (3.3V), V_{AGND}=0V, V_{DD}=4.9V (3.2V). It is guaranteed by design for all other voltages within the defined voltage range.

The specified TUE is guaranteed only if an overload condition (see I_{OV} specification) occurs on maximum 2 not selected analog input pins and the absolute sum of input overload currents on all analog input pins does not exceed 10 mA.

During the reset calibration sequence the maximum TUE may be ±4 LSB (±8 LSB @ 3V).

- 5) This case is not applicable for the reduced supply voltage range.
- 6) During the conversion the ADC's capacitance must be repeatedly charged or discharged. The internal resistance of the reference voltage source must allow the capacitance to reach its respective voltage level within each conversion step. The maximum internal resistance results from the programmed conversion timing.
- 7) Not 100% tested, guaranteed by design.
- 8) During the sample time the input capacitance C_1 can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_s . After the end of the sample time t_s , changes of the analog input voltage have no effect on the conversion result. Values for the sample time t_s depend on programming and can be taken from the table below.



Sample time and conversion time of the C161PI's A/D Converter are programmable. The table below should be used to calculate the above timings.

| Table 9 A | /D Converter Comput | ation Table | |
|------------------------|---|------------------------|---------------------------|
| ADCON.15 14 (ADCTC) | A/D Converter Basic clock $f_{\rm BC}$ | ADCON.13 12 (ADSTC) | Sample time <i>t</i> s |
| 00 | <i>f</i> _{СРU} / 4 | 00 | t _{BC} * 8 |
| 01 | f _{сри} / 2 | 01 | t _{BC} * 16 |
| 10 | <i>f</i> _{СРU} / 16 | 10 | t _{BC} * 32 |
| 11 | f _{сри} / 8 | 11 | t _{BC} * 64 |

The limit values for f_{BC} must not be exceeded when selecting ADCTC.

Converter Timing Example:

| Assumptions: | $f_{\rm CPU}$ | = 25 MHz (i.e. t_{CPU} = 40 ns), ADCTC = '00', ADSTC = '00'. |
|-----------------|----------------|---|
| Basic clock | $f_{\rm BC}$ | $= f_{CPU} / 4 = 6.25 \text{ MHz}$, i.e. $t_{BC} = 160 \text{ ns}$. |
| Sample time | t _S | $= t_{\rm BC} * 8 = 1280 \rm ns.$ |
| Conversion time | t _C | = $t_{\rm S}$ + 40 $t_{\rm BC}$ + 2 $t_{\rm CPU}$ = (1280 + 6400 + 80) ns = 7.8 µs. |

Memory Cycle Variables

The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes, how these variables are to be computed.

| Description | Symbol | Values |
|------------------------------|----------------|-----------------------------|
| ALE Extension | t _A | TCL * <alectl></alectl> |
| Memory Cycle Time Waitstates | t _C | 2TCL * (15 - <mctc>)</mctc> |
| Memory Tristate Time | t _F | 2TCL * (1 - <mttc>)</mttc> |

Table 10Memory Cycle Variables



AC Characteristics

Multiplexed Bus (Reduced Supply Voltage Range)

(Operating Conditions apply)

ALE cycle time = 6 TCL + $2t_A$ + t_C + t_F (150 ns at 20 MHz CPU clock without waitstates)

| Parameter | Symbol | | Max. CPU Clock = 20 MHz | | Variable (1 / 2TCL = | Unit | |
|---|------------------------|----|----------------------------|-------------------|--------------------------------------|--------------------------------------|----|
| | | | min. | max. | min. | max. | |
| ALE high time | <i>t</i> ₅ | CC | $11 + t_A$ | - | TCL - 14 + <i>t</i> _A | - | ns |
| Address setup to ALE | t ₆ | CC | $5 + t_{A}$ | _ | TCL - 20 + <i>t</i> _A | - | ns |
| Address hold after ALE | <i>t</i> ₇ | CC | $15 + t_{A}$ | - | TCL - 10 + <i>t</i> _A | - | ns |
| ALE falling edge to RD, WR (with RW-delay) | t ₈ | CC | $15 + t_{A}$ | - | TCL - 10 + <i>t</i> _A | - | ns |
| ALE falling edge to RD, WR (no RW-delay) | t ₉ | CC | $-10 + t_{A}$ | - | $-10 + t_{A}$ | - | ns |
| Address float after RD, WR (with RW-delay) | <i>t</i> ₁₀ | CC | _ | 6 | - | 6 | ns |
| Address float after RD, WR (no RW-delay) | <i>t</i> ₁₁ | CC | _ | 31 | - | TCL + 6 | ns |
| RD, WR low time (with RW-delay) | <i>t</i> ₁₂ | CC | $34 + t_{\rm C}$ | - | 2TCL - 16 + <i>t</i> _C | - | ns |
| RD, WR low time (no RW-delay) | <i>t</i> ₁₃ | CC | 59 + $t_{\rm C}$ | - | 3TCL - 16 + <i>t</i> _C | - | ns |
| RD to valid data in (with RW-delay) | <i>t</i> ₁₄ | SR | _ | $22 + t_{\rm C}$ | _ | 2TCL - 28 + <i>t</i> _C | ns |
| RD to valid data in (no RW-delay) | t ₁₅ | SR | _ | $47 + t_{\rm C}$ | - | 3TCL - 28 + <i>t</i> _C | ns |
| ALE low to valid data in | <i>t</i> ₁₆ | SR | - | $49 + t_A + t_C$ | - | 3TCL - 30 + t_{A} + t_{C} | ns |
| Address to valid data in | t ₁₇ | SR | _ | $57 + 2t_A + t_C$ | - | $4TCL - 43 + 2t_A + t_C$ | ns |
| Data hold after RD rising edge | t ₁₈ | SR | 0 | - | 0 | - | ns |
| Data float after \overline{RD} | <i>t</i> ₁₉ | SR | - | $36 + t_{\rm F}$ | - | 2TCL - 14 + <i>t</i> _F | ns |



Multiplexed Bus (Reduced Supply Voltage Range) (continued)

(Operating Conditions apply)

ALE cycle time = 6 TCL + $2t_A$ + t_C + t_F (150 ns at 20 MHz CPU clock without waitstates)

| Parameter | Symbo | | PU Clock 0 MHz | Variable (1 / 2TCL = | Unit | |
|----------------------------------|---------------------------|------------------|-------------------|--------------------------------------|--------------------------------------|----|
| | | min. | max. | min. | max. | |
| Data hold after RdCS | t ₅₁ SR | 0 | - | 0 | - | ns |
| Data float after RdCS | <i>t</i> ₅₂ SR | _ | $30 + t_{\rm F}$ | - | 2TCL - 20 + <i>t</i> _F | ns |
| Address hold after RdCS, WrCS | <i>t</i> ₅₄ CC | $30 + t_{\rm F}$ | - | 2TCL - 20 + <i>t</i> _F | - | ns |
| Data hold after WrCS | <i>t</i> ₅₆ CC | $30 + t_{\rm F}$ | - | 2TCL - 20 + <i>t</i> _F | - | ns |

1) These parameters refer to the latched chip select signals (CSxL). The early chip select signals (CSxE) are specified together with the address and signal BHE (see figures below).





Figure 17 External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Extended ALE





Figure 19 External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Extended ALE



Demultiplexed Bus (Standard Supply Voltage Range) (continued)

(Operating Conditions apply)

ALE cycle time = 4 TCL + $2t_A$ + t_C + t_F (80 ns at 25 MHz CPU clock without waitstates)

| Parameter | Symbol | | Max. CPU Clock = 25 MHz | | Variable (1 / 2TCL = | Unit | |
|---|------------------------|----|----------------------------|-------------------------------|--------------------------------------|--|----|
| | | | min. | max. | min. | max. | |
| Data hold after WR | <i>t</i> ₂₄ | CC | 10 + <i>t</i> _F | - | TCL - 10 + <i>t</i> _F | - | ns |
| $\frac{ALE}{WR}$ rising edge after \overline{RD} , | t ₂₆ | CC | $-10 + t_{\rm F}$ | - | $-10 + t_{\rm F}$ | - | ns |
| Address hold after WR 2) | t ₂₈ | CC | $0 + t_{F}$ | - | $0 + t_{F}$ | - | ns |
| ALE falling edge to CS 3) | <i>t</i> ₃₈ | CC | -4 - <i>t</i> _A | 10 - <i>t</i> _A | -4 - <i>t</i> _A | 10 - <i>t</i> _A | ns |
| CS low to Valid Data In ³⁾ | <i>t</i> ₃₉ | SR | - | $40 + t_{\rm C} + 2t_{\rm A}$ | - | $3TCL - 20 + t_{C} + 2t_{A}$ | ns |
| CS hold after RD, WR 3) | <i>t</i> ₄₁ | CC | $6 + t_{F}$ | - | TCL - 14 + <i>t</i> _F | - | ns |
| ALE falling edge to RdCS, WrCS (with RW- delay) | t ₄₂ | CC | $16 + t_{A}$ | - | TCL - 4 + <i>t</i> _A | - | ns |
| ALE falling edge to RdCS, WrCS (no RW- delay) | <i>t</i> ₄₃ | CC | $-4 + t_{A}$ | _ | -4 + <i>t</i> _A | - | ns |
| RdCS to Valid Data In (with RW-delay) | <i>t</i> ₄₆ | SR | - | 16 + <i>t</i> _C | - | 2TCL - 24 + <i>t</i> _C | ns |
| RdCS to Valid Data In (no RW-delay) | <i>t</i> ₄₇ | SR | - | $36 + t_{\rm C}$ | - | 3TCL - 24 + <i>t</i> _C | ns |
| RdCS, WrCS Low Time (with RW-delay) | <i>t</i> ₄₈ | CC | $30 + t_{\rm C}$ | - | 2TCL - 10 + <i>t</i> _C | - | ns |
| RdCS, WrCS Low Time (no RW-delay) | <i>t</i> ₄₉ | CC | $50 + t_{\rm C}$ | - | 3TCL - 10 + <i>t</i> _C | - | ns |
| Data valid to WrCS | <i>t</i> ₅₀ | CC | 26 + $t_{\rm C}$ | - | 2TCL - 14 + <i>t</i> _C | - | ns |
| Data hold after RdCS | <i>t</i> ₅₁ | SR | 0 | _ | 0 | - | ns |
| Data float after RdCS (with RW-delay) ¹⁾ | <i>t</i> ₅₃ | SR | - | $20 + t_{\rm F}$ | - | 2TCL - 20 + $2t_{\text{A}} + t_{\text{F}}^{-1}$ | ns |
| Data float after RdCS (no RW-delay) 1) | t ₆₈ | SR | _ | $0 + t_{\rm F}$ | - | TCL - 20 + $2t_{A} + t_{F}^{-1}$ | ns |



Demultiplexed Bus (Reduced Supply Voltage Range) (continued)

(Operating Conditions apply)

ALE cycle time = 4 TCL + $2t_A$ + t_C + t_F (100 ns at 20 MHz CPU clock without waitstates)

| Parameter | | nbol | Max. CPU Clock = 20 MHz | | Variable (1 / 2TCL = | Unit | |
|---|------------------------|------|-----------------------------|-------------------------------|--------------------------------------|--|----|
| | | | min. | max. | min. | max. | |
| Data hold after WR | <i>t</i> ₂₄ | CC | 15 + <i>t</i> _F | - | TCL - 10 + <i>t</i> _F | - | ns |
| $\frac{\text{ALE rising edge after } \overline{\text{RD}},}{\text{WR}}$ | t ₂₆ | CC | -12 + <i>t</i> _F | - | -12 + <i>t</i> _F | - | ns |
| Address hold after WR 2) | <i>t</i> ₂₈ | CC | $0 + t_{F}$ | _ | $0 + t_{F}$ | _ | ns |
| ALE falling edge to $\overline{\text{CS}}^{3)}$ | <i>t</i> ₃₈ | CC | -8 - <i>t</i> _A | 10 - <i>t</i> _A | -8 - <i>t</i> _A | 10 - <i>t</i> _A | ns |
| CS low to Valid Data In ³⁾ | t ₃₉ | SR | _ | $47 + t_{\rm C} + 2t_{\rm A}$ | - | $3TCL - 28 + t_{C} + 2t_{A}$ | ns |
| CS hold after RD, WR 3) | <i>t</i> ₄₁ | CC | 9 + $t_{\rm F}$ | - | TCL - 16 + <i>t</i> _F | - | ns |
| ALE falling edge to RdCS, WrCS (with RW- delay) | t ₄₂ | CC | 19 + <i>t</i> _A | _ | TCL - 6 + <i>t</i> _A | - | ns |
| ALE falling edge to RdCS, WrCS (no RW- delay) | t ₄₃ | CC | $-6 + t_{A}$ | _ | -6 + <i>t</i> _A | - | ns |
| RdCS to Valid Data In (with RW-delay) | t ₄₆ | SR | _ | $20 + t_{\rm C}$ | - | 2TCL - 30 + <i>t</i> _C | ns |
| RdCS to Valid Data In (no RW-delay) | t ₄₇ | SR | _ | $45 + t_{\rm C}$ | - | 3TCL - 30 + <i>t</i> _C | ns |
| RdCS, WrCS Low Time (with RW-delay) | t ₄₈ | CC | $38 + t_{\rm C}$ | - | 2TCL - 12 + <i>t</i> _C | - | ns |
| RdCS, WrCS Low Time (no RW-delay) | t ₄₉ | CC | $63 + t_{\rm C}$ | - | 3TCL - 12 + <i>t</i> _C | - | ns |
| Data valid to WrCS | <i>t</i> ₅₀ | CC | $28 + t_{\rm C}$ | - | 2TCL - 22 + <i>t</i> _C | - | ns |
| Data hold after RdCS | <i>t</i> ₅₁ | SR | 0 | - | 0 | - | ns |
| Data float after RdCS (with RW-delay) ¹⁾ | <i>t</i> ₅₃ | SR | _ | $30 + t_{\rm F}$ | - | 2TCL - 20 + $2t_{\text{A}} + t_{\text{F}}^{-1}$ | ns |
| Data float after RdCS (no RW-delay) ¹⁾ | t ₆₈ | SR | - | $5 + t_{\rm F}$ | - | TCL - 20 + $2t_{A}$ + t_{F} ¹⁾ | ns |





Figure 20 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Normal ALE





Figure 22 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Normal ALE

C161PI



AC Characteristics

CLKOUT and READY (Reduced Supply Voltage Range)

(Operating Conditions apply)

| Parameter | | nbol | Max. CPU Clock = 20 MHz | | Variable CPU Clock 1 / 2TCL = 1 to 20 MHz | | Unit |
|--|------------------------|------|----------------------------|--|--|--|------|
| | | | min. | max. | min. | max. | |
| CLKOUT cycle time | <i>t</i> ₂₉ | CC | 40 | 40 | 2TCL | 2TCL | ns |
| CLKOUT high time | <i>t</i> ₃₀ | CC | 15 | - | TCL – 10 | - | ns |
| CLKOUT low time | <i>t</i> ₃₁ | CC | 13 | - | TCL – 12 | - | ns |
| CLKOUT rise time | <i>t</i> ₃₂ | CC | - | 12 | - | 12 | ns |
| CLKOUT fall time | <i>t</i> ₃₃ | CC | - | 8 | - | 8 | ns |
| CLKOUT rising edge to ALE falling edge | <i>t</i> ₃₄ | CC | $0 + t_A$ | $8 + t_A$ | $0 + t_A$ | $8 + t_A$ | ns |
| Synchronous READY setup time to CLKOUT | <i>t</i> ₃₅ | SR | 18 | - | 18 | - | ns |
| Synchronous READY hold time after CLKOUT | <i>t</i> ₃₆ | SR | 4 | - | 4 | - | ns |
| Asynchronous READY low time | <i>t</i> ₃₇ | SR | 68 | - | 2TCL + <i>t</i> ₅₈ | - | ns |
| Asynchronous READY setup time ¹⁾ | <i>t</i> ₅₈ | SR | 18 | - | 18 | - | ns |
| Asynchronous READY hold time ¹⁾ | <i>t</i> ₅₉ | SR | 4 | - | 4 | - | ns |
| Async. READY hold time after RD, WR high (Demultiplexed Bus) ²⁾ | <i>t</i> ₆₀ | SR | 0 | $ \begin{array}{c} 0 \\ + 2t_{A} + \\ t_{C} + t_{F} \\ \end{array} $ | 0 | TCL - 25 + $2t_{A} + t_{C}$ + $t_{F}^{2)}$ | ns |

1) These timings are given for test purposes only, in order to assure recognition at a specific clock edge.

Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This
adds even more time for deactivating READY.

The $2t_A$ and t_C refer to the next following bus cycle, t_F refers to the current <u>bus cycle</u>.

The maximum limit for t_{60} must be fulfilled if the next following bus cycle is **READY** controlled.



Package Outlines (continued)





Sorts of Packing

Package outlines for tubes, trays, etc. are contained in our Data Book "Package Information"

SMD = Surface Mounted Device

Dimensions in mm

