



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	-
Core Size	-
Speed	
Connectivity	
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/c161pilf3vcabxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# C166 Family of C161PI High-Performance CMOS 16-Bit Microcontrollers

# Preliminary C161PI 16-Bit Microcontroller

- High Performance 16-bit CPU with 4-Stage Pipeline
  - 80 ns Instruction Cycle Time at 25 MHz CPU Clock
  - -400 ns Multiplication (16  $\times$  16 bit), 800 ns Division (32 / 16 bit)
  - Enhanced Boolean Bit Manipulation Facilities
  - Additional Instructions to Support HLL and Operating Systems
  - Register-Based Design with Multiple Variable Register Banks
  - Single-Cycle Context Switching Support
  - 16 MBytes Total Linear Address Space for Code and Data
  - 1024 Bytes On-Chip Special Function Register Area
- 16-Priority-Level Interrupt System with 27 Sources, Sample-Rate down to 40 ns
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- Clk. Generation via on-chip PLL (1:1.5/2/2.5/3/4/5), via prescaler or via direct clk. inp.
- On-Chip Memory Modules
  - 1 KByte On-Chip Internal RAM (IRAM)
  - 2 KBytes On-Chip Extension RAM (XRAM)
- On-Chip Peripheral Modules
  - 4-Channel 10-bit A/D Converter with Programm. Conversion Time down to 7.8 μs
  - Two Multi-Functional General Purpose Timer Units with 5 Timers
  - Two Serial Channels (Synchronous/Asynchronous and High-Speed-Synchronous)
  - I<sup>2</sup>C Bus Interface (10-bit Addressing, 400 KHz) with 2 Channels (multiplexed)
- Up to 8 MBytes External Address Space for Code and Data
  - Programmable External Bus Characteristics for Different Address Ranges
  - Multiplexed or Demultiplexed External Address/Data Buses with 8-Bit or 16-Bit
     Data Bus Width
  - Five Programmable Chip-Select Signals
- Idle and Power Down Modes with Flexible Power Management
- Programmable Watchdog Timer and Oscillator Watchdog
- On-Chip Real Time Clock
- Up to 76 General Purpose I/O Lines, partly with Selectable Input Thresholds and Hysteresis
- Supported by a Large Range of Development Tools like C-Compilers,
   Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers,
   Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Bootstrap Loader
- 100-Pin MQFP / TQFP Package



Table 1 Pin Definitions and Functions

Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function						
P5			I	Port 5 is a 6-bit input-only port with Schmitt-Trigger characteristics. The pins of Port 5 also serve as (up to 4) analog input channels for the A/D converter, or they serve as timer inputs:						
P5.0	97	99	1	AN0	•					
P5.1	98	100	1	AN1						
P5.2	99	1	1	AN2						
P5.3	100	2	1	AN3						
P5.14	1	3	I	T4EUD	GPT1 Timer T4 Ext. Up/Down Ctrl. Input					
P5.15	2	4	1	T2EUD	GPT1 Timer T5 Ext. Up/Down Ctrl. Input					
XTAL1	4	6	I	XTAL1:	Input to the oscillator amplifier and input to the internal clock generator					
XTAL2	5	7	O	XTAL1, whand maxim	Output of the oscillator amplifier circuit. The device from an external source, drive sale leaving XTAL2 unconnected. Minimum shum high/low and rise/fall times specified in aracteristics must be observed.					



 Table 1
 Pin Definitions and Functions (continued)

Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function
P4			Ю	Port 4 is a 7-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 4 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 4 is selectable (TTL or special). Port 4 can be used to output the segment address lines:
P4.0	24	26	0	A16 Least Significant Segment Address Line
P4.1	25	27	0	A17 Segment Address Line
P4.2	26	28	0	A18 Segment Address Line
P4.3	27	29	0	A19 Segment Address Line
P4.4	28	30	0	A20 Segment Address Line
P4.5	29	31	0	A21 Segment Address Line
P4.6	30	32	0	A22 Most Significant Segment Address Line
RD	31	33	0	External Memory Read Strobe. RD is activated for every external instruction or data read access.
WR/ WRL	32	34	0	External Memory Write Strobe. In WR-mode this pin is activated for every external data write access. In WRL-mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in register SYSCON for mode selection.
READY	33	35	I	Ready Input. When the Ready function is enabled, a high level at this pin during an external memory access will force the insertion of memory cycle time waitstates until the pin returns to a low level.  An internal pullup device will hold this pin high when nothing is driving it.
ALE	34	36	0	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.



#### **External Bus Controller**

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes, which are as follows:

- 16-/18-/20-/23-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/23-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/23-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/23-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/output on PORT0 or P0L, respectively. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read Write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories and external peripherals.

In addition, up to 4 independent address windows may be defined (via register pairs ADDRSELx / BUSCONx) which allow to access different resources with different bus characteristics. These address windows are arranged hierarchically where BUSCON4 overrides BUSCON3 and BUSCON2 overrides BUSCON1. All accesses to locations not covered by these 4 address windows are controlled by BUSCON0.

Up to 5 external  $\overline{\text{CS}}$  signals (4 windows plus default) can be generated in order to save external glue logic. The C161PI offers the possibility to switch the  $\overline{\text{CS}}$  outputs to an unlatched mode. In this mode the internal filter logic is switched off and the  $\overline{\text{CS}}$  signals are directly generated from the address. The unlatched  $\overline{\text{CS}}$  mode is enabled by setting CSCFG (SYSCON.6).

Access to very slow memories is supported via a particular 'Ready' function.

For applications which require less than 8 MBytes of external memory space, this address space can be restricted to 1 MByte, 256 KByte or to 64 KByte. In this case Port 4 outputs four, two or no address lines at all. It outputs all 7 address lines, if an address space of 8 MBytes is used.



The CPU has a register context consisting of up to 16 wordwide GPRs at its disposal. These 16 GPRs are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at any time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 1024 bytes is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient C161PI instruction set which includes the following instruction classes:

- Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.



#### I<sup>2</sup>C Module

The integrated I<sup>2</sup>C Bus Module handles the transmission and reception of frames over the two-line I<sup>2</sup>C bus in accordance with the I<sup>2</sup>C Bus specification. The on-chip I<sup>2</sup>C Module can receive and transmit data using 7-bit or 10-bit addressing and it can operate in slave mode, in master mode or in multi-master mode.

Several physical interfaces (port pins) can be established under software control. Data can be transferred at speeds up to 400 Kbit/sec.

Two interrupt nodes dedicated to the I<sup>2</sup>C module allow efficient interrupt service and also support operation via PEC transfers.

Note: The port pins associated with the  $I^2C$  interfaces feature open drain drivers only, as required by the  $I^2C$  specification.

#### **Watchdog Timer**

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip's start-up procedure is always monitored. The software has to be designed to service the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the RSTOUT pin low in order to allow external hardware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided either by 2 or by 128. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Thus, time intervals between 20 µs and 336 ms can be monitored (@ 25 MHz).

The default Watchdog Timer interval after reset is 5.24 ms (@ 25 MHz).



 Table 4
 Instruction Set Summary (continued)

Mnemonic	Description	Bytes
MOV(B)	Move word (byte) data	2/4
MOVBS	Move byte operand to word operand with sign extension	2/4
MOVBZ	Move byte operand to word operand. with zero extension	2/4
JMPA, JMPI, JMPR	Jump absolute/indirect/relative if condition is met	4
JMPS	Jump absolute to a code segment	4
J(N)B	Jump relative if direct bit is (not) set	4
JBC	Jump relative and clear bit if direct bit is set	4
JNBS	Jump relative and set bit if direct bit is not set	4
CALLA, CALLI, CALLR	Call absolute/indirect/relative subroutine if condition is met	4
CALLS	Call absolute subroutine in any code segment	4
PCALL	Push direct word register onto system stack and call absolute subroutine	4
TRAP	Call interrupt service routine via immediate trap number	2
PUSH, POP	Push/pop direct word register onto/from system stack	2
SCXT	Push direct word register onto system stack und update register with word operand	4
RET	Return from intra-segment subroutine	2
RETS	Return from inter-segment subroutine	2
RETP	Return from intra-segment subroutine and pop direct word register from system stack	2
RETI	Return from interrupt service subroutine	2
SRST	Software Reset	4
IDLE	Enter Idle Mode	4
PWRDN	Enter Power Down Mode (supposes NMI-pin being low)	4
SRVWDT	Service Watchdog Timer	4
DISWDT	Disable Watchdog Timer	4
EINIT	Signify End-of-Initialization on RSTOUT-pin	4
ATOMIC	Begin ATOMIC sequence	2
EXTR	Begin EXTended Register sequence	2
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4
NOP	Null operation	2



Table 5 C161PI Registers, Ordered by Name (continued)

Name		Physica Address		8-Bit Addr.	Description	Reset Value		
IDPROG		F078 <sub>H</sub>	Ε	3C <sub>H</sub>	Identifier	0000 <sub>H</sub>		
ISNC	b	F1DE <sub>H</sub> <b>E</b>		EF <sub>H</sub>	Interrupt Subnode Control Register	0000 <sub>H</sub>		
MDC	b	FF0E <sub>H</sub>		87 <sub>H</sub>	CPU Multiply Divide Control Register	0000 <sub>H</sub>		
MDH		FE0C <sub>H</sub>		06 <sub>H</sub>	CPU Multiply Divide Reg. – High Word	0000 <sub>H</sub>		
MDL		FE0E <sub>H</sub>		07 <sub>H</sub>	CPU Multiply Divide Reg. – Low Word	0000 <sub>H</sub>		
ODP2	b	F1C2 <sub>H</sub>	Ε	E1 <sub>H</sub>	Port 2 Open Drain Control Register	0000 <sub>H</sub>		
ODP3	b	F1C6 <sub>H</sub>	Ε	E3 <sub>H</sub>	Port 3 Open Drain Control Register	0000 <sub>H</sub>		
ODP6	b	F1CE <sub>H</sub>	Ε	E7 <sub>H</sub>	Port 6 Open Drain Control Register	00 <sub>H</sub>		
ONES	b	FF1E <sub>H</sub>		8F <sub>H</sub>	Constant Value 1's Register (read only)	FFFF <sub>H</sub>		
P0L	b	FF00 <sub>H</sub>		80 <sub>H</sub>	Port 0 Low Reg. (Lower half of PORT0)	00 <sub>H</sub>		
P0H	b	FF02 <sub>H</sub>		81 <sub>H</sub>	Port 0 High Reg. (Upper half of PORT0)	00 <sub>H</sub>		
P1L	b	FF04 <sub>H</sub>		82 <sub>H</sub>	Port 1 Low Reg. (Lower half of PORT1)	00 <sub>H</sub>		
P1H	b	FF06 <sub>H</sub>		FF06 <sub>H</sub>		83 <sub>H</sub>	Port 1 High Reg. (Upper half of PORT1)	00 <sub>H</sub>
P2	b	FFC0 <sub>H</sub>		E0 <sub>H</sub>	Port 2 Register	0000 <sub>H</sub>		
P3	b	FFC4 <sub>H</sub>		E2 <sub>H</sub>	Port 3 Register	0000 <sub>H</sub>		
P4	b	FFC8 <sub>H</sub>		E4 <sub>H</sub>	Port 4 Register (7 bits)	00 <sub>H</sub>		
P5	b	FFA2 <sub>H</sub>		D1 <sub>H</sub>	Port 5 Register (read only)	XXXX <sub>H</sub>		
P5DIDIS	b	FFA4 <sub>H</sub>		D2 <sub>H</sub>	Port 5 Digital Input Disable Register	0000 <sub>H</sub>		
P6	b	$FFCC_H$		E6 <sub>H</sub>	Port 6 Register (8 bits)	00 <sub>H</sub>		
PECC0		FEC0 <sub>H</sub>		60 <sub>H</sub>	PEC Channel 0 Control Register	0000 <sub>H</sub>		
PECC1		FEC2 <sub>H</sub>		61 <sub>H</sub>	PEC Channel 1 Control Register	0000 <sub>H</sub>		
PECC2		FEC4 <sub>H</sub>		62 <sub>H</sub>	PEC Channel 2 Control Register	0000 <sub>H</sub>		
PECC3		FEC6 <sub>H</sub>		63 <sub>H</sub>	PEC Channel 3 Control Register	0000 <sub>H</sub>		
PECC4		FEC8 <sub>H</sub>		64 <sub>H</sub>	PEC Channel 4 Control Register	0000 <sub>H</sub>		
PECC5		FECA <sub>H</sub>		65 <sub>H</sub>	PEC Channel 5 Control Register	0000 <sub>H</sub>		
PECC6		FECC <sub>H</sub>		66 <sub>H</sub>	PEC Channel 6 Control Register	0000 <sub>H</sub>		
PECC7		FECE <sub>H</sub>		67 <sub>H</sub>	PEC Channel 7 Control Register	0000 <sub>H</sub>		
PSW	b	FF10 <sub>H</sub>		88 <sub>H</sub>	CPU Program Status Word	0000 <sub>H</sub>		
PDCR		F0AA <sub>H</sub>	Ε	55 <sub>H</sub>	Pin Driver Control Register	0000 <sub>H</sub>		
RP0H	b	F108 <sub>H</sub>	Ε	84 <sub>H</sub>	System Startup Config. Reg. (Rd. only)	XX <sub>H</sub>		



Table 5 C161PI Registers, Ordered by Name (continued)

Name		Physica Address		8-Bit Addr.	Description	Reset Value
RTCH		F0D6 <sub>H</sub>	Ε	6B <sub>H</sub>	RTC High Register	no
RTCL		F0D4 <sub>H</sub>	Ε	6A <sub>H</sub>	RTC Low Register	no
S0BG		FEB4 <sub>H</sub>		5A <sub>H</sub>	Serial Channel 0 Baud Rate Generator Reload Register	0000 <sub>H</sub>
S0CON	b	FFB0 <sub>H</sub>		D8 <sub>H</sub>	Serial Channel 0 Control Register	0000 <sub>H</sub>
S0EIC	b	FF70 <sub>H</sub>		B8 <sub>H</sub>	Serial Channel 0 Error Interrupt Control Register	0000 <sub>H</sub>
S0RBUF		FEB2 <sub>H</sub>		59 <sub>H</sub>	Serial Channel 0 Receive Buffer Reg. (read only)	XXXX <sub>H</sub>
SORIC	b	FF6E <sub>H</sub>		B7 <sub>H</sub>	Serial Channel 0 Receive Interrupt Control Register	0000 <sub>H</sub>
S0TBIC	b	F19C <sub>H</sub>	Ε	CE <sub>H</sub>	Serial Channel 0 Transmit Buffer Interrupt Control Register	0000 <sub>H</sub>
S0TBUF		FEB0 <sub>H</sub>		58 <sub>H</sub>	Serial Channel 0 Transmit Buffer Reg. (write only)	0000 <sub>H</sub>
S0TIC	b	FF6C <sub>H</sub>		B6 <sub>H</sub>	Serial Channel 0 Transmit Interrupt Control Register	0000 <sub>H</sub>
SP		FE12 <sub>H</sub>		09 <sub>H</sub>	CPU System Stack Pointer Register	FC00 <sub>H</sub>
SSCBR		F0B4 <sub>H</sub>	Ε	5A <sub>H</sub>	SSC Baudrate Register	0000 <sub>H</sub>
SSCCON	b	FFB2 <sub>H</sub>		D9 <sub>H</sub>	SSC Control Register	0000 <sub>H</sub>
SSCEIC	b	FF76 <sub>H</sub>		BB <sub>H</sub>	SSC Error Interrupt Control Register	0000 <sub>H</sub>
SSCRB		F0B2 <sub>H</sub>	Ε	59 <sub>H</sub>	SSC Receive Buffer	$XXXX_H$
SSCRIC	b	FF74 <sub>H</sub>		BA <sub>H</sub>	SSC Receive Interrupt Control Register	0000 <sub>H</sub>
SSCTB		F0B0 <sub>H</sub>	Ε	58 <sub>H</sub>	SSC Transmit Buffer	0000 <sub>H</sub>
SSCTIC	b	FF72 <sub>H</sub>		B9 <sub>H</sub>	SSC Transmit Interrupt Control Register	0000 <sub>H</sub>
STKOV		FE14 <sub>H</sub>		0A <sub>H</sub>	CPU Stack Overflow Pointer Register	FA00 <sub>H</sub>
STKUN		FE16 <sub>H</sub>		0B <sub>H</sub>	CPU Stack Underflow Pointer Register	FC00 <sub>H</sub>
SYSCON	b	FF12 <sub>H</sub>		89 <sub>H</sub>	CPU System Configuration Register	1) 0xx0 <sub>H</sub>
SYSCON2	b	F1D0 <sub>H</sub>	Ε	E8 <sub>H</sub>	CPU System Configuration Register 2	0000 <sub>H</sub>
SYSCON3	b	F1D4 <sub>H</sub>	Ε	EA <sub>H</sub>	CPU System Configuration Register 3	0000 <sub>H</sub>
T14		F0D2 <sub>H</sub>	Ε	69 <sub>H</sub>	RTC Timer 14 Register	no



#### **Absolute Maximum Ratings**

Table 6 Absolute Maximum Rating Parameters

Parameter	Symbol	Limit	Values	Unit	Notes
		min.	max.		
Storage temperature	$T_{ST}$	-65	150	°C	
Voltage on $V_{\rm DD}$ pins with respect to ground ( $V_{\rm SS}$ )	$V_{DD}$	-0.5	6.5	V	
Voltage on any pin with respect to ground $(V_{\rm SS})$	$V_{IN}$	-0.5	V <sub>DD</sub> +0.5	V	
Input current on any pin during overload condition		-10	10	mA	
Absolute sum of all input currents during overload condition		-	100	mA	
Power dissipation	$P_{DISS}$	-	1.5	W	

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions  $(V_{\rm IN}\!\!>\!\!V_{\rm DD})$  or  $V_{\rm IN}\!\!<\!\!V_{\rm SS}$  the voltage on  $V_{\rm DD}$  pins with respect to ground  $(V_{\rm SS})$  must not exceed the values defined by the absolute maximum ratings.



#### **Operating Conditions**

The following operating conditions must not be exceeded in order to ensure correct operation of the C161PI. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

**Table 7** Operating Condition Parameters

Parameter	Symbol	Limit	Values	Unit	Notes	
		min.	max.			
Standard digital supply voltage	$V_{DD}$	4.5	5.5	V	Active mode, $f_{\text{CPUmax}} = 25 \text{ MHz}$	
		2.5 <sup>1)</sup>	5.5	V	PowerDown mode	
Reduced digital supply voltage	$V_{DD}$	3.0	3.6	V	Active mode, $f_{\text{CPUmax}} = 20 \text{ MHz}$	
		2.5 <sup>1)</sup>	3.6	V	PowerDown mode	
Digital ground voltage	$V_{SS}$		0	V	Reference voltage	
Overload current	$I_{OV}$	-	±5	mA	Per pin <sup>2) 3)</sup>	
Absolute sum of overload currents	$\Sigma  I_{OV} $	-	50	mA	3)	
External Load Capacitance	$C_{L}$	-	100	pF	Pin drivers in fast edge mode (PDCR.BIPEC = '0')	
		-	50	pF	Pin drivers in reduced edge mode (PDCR.BIPEC = '1') 3)	
Ambient temperature	$T_{A}$	0	70	°C	SAB-C161PI	
		-40	85	°C	SAF-C161PI	
		-40	125	°C	SAK-C161PI	

<sup>1)</sup> Output voltages and output currents will be reduced when  $V_{\rm DD}$  leaves the range defined for active mode.

<sup>2)</sup> Overload conditions occur if the standard operatings conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e.  $V_{\rm OV} > V_{\rm DD} + 0.5 \rm V$  or  $V_{\rm OV} < V_{\rm SS} - 0.5 \rm V$ ). The absolute sum of input overload currents on all port pins may not exceed **50 mA**. The supply voltage must remain within the specified limits.

<sup>3)</sup> Not 100% tested, guaranteed by design characterization.



#### **Parameter Interpretation**

The parameters listed in the following partly represent the characteristics of the C161PI and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column "Symbol":

#### CC (Controller Characteristics):

The logic of the C161PI will provide signals with the respective timing characteristics.

### SR (System Requirement):

The external system must provide signals with the respective timing characteristics to the C161PI.

#### **DC Characteristics (Standard Supply Voltage Range)**

(Operating Conditions apply)

Parameter	Symbol	Limit '	Values	Unit	<b>Test Condition</b>
		min.	max.		
Input low voltage XTAL1, P3.0, P3.1, P6.5, P6.6, P6.7	$V_{\rm IL1}$ SR	- 0.5	0.3 V <sub>DD</sub>	V	_
Input low voltage (TTL)	V <sub>IL</sub> SR	- 0.5	0.2 V <sub>DD</sub> - 0.1	V	_
Input low voltage (Special Threshold)	$V_{ILS}$ SR	- 0.5	2.0	V	_
Input high voltage RSTIN	V <sub>IH1</sub> SR	0.6 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	_
Input high voltage XTAL1, P3.0, P3.1, P6.5, P6.6, P6.7	$V_{\mathrm{IH2}}$ SR	0.7 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	_
Input high voltage (TTL)	V <sub>IH</sub> SR	0.2 V <sub>DD</sub> + 0.9	V <sub>DD</sub> + 0.5	V	-
Input high voltage (Special Threshold)	$V_{IHS}$ SR	0.8 V <sub>DD</sub> - 0.2	V <sub>DD</sub> + 0.5	V	_
Input Hysteresis (Special Threshold)	HYS	400	_	mV	_
Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OL</sub> CC	-	0.45	V	I <sub>OL</sub> = 2.4 mA
Output low voltage (P3.0, P3.1, P6.5, P6.6, P6.7)	$V_{OL2}CC$	_	0.4	V	$I_{\rm OL2}$ = 3 mA



## DC Characteristics (Standard Supply Voltage Range) (continued)

(Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	<b>Test Condition</b>
		min.	max.		
Power-down mode supply current (5V) with RTC running	$I_{\rm PDR5}$ 8)	_	200 + 25*f <sub>OSC</sub>	μΑ	$V_{\rm DD} = V_{\rm DDmax}$ $f_{\rm OSC}$ in [MHz] <sup>9)</sup>
Power-down mode supply current (5V) with RTC disabled	$I_{PDO5}$	_	50	μΑ	$V_{\rm DD} = V_{\rm DDmax}^{9)}$

- 1) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
- 2) These parameters describe the  $\overline{\text{RSTIN}}$  pullup, which equals a resistance of ca. 50 to 250 K $\Omega$ .
- 3) The maximum current may be drawn while the respective signal line remains inactive.
- 4) The minimum current must be drawn in order to drive the respective signal line active.
- 5) This specification is only valid during Reset, or during Hold- or Adapt-mode. During Hold mode Port 6 pins are only affected, if they are used (configured) for  $\overline{\text{CS}}$  output and the open drain function is not enabled.
- 6) Not 100% tested, guaranteed by design characterization.
- 7) The supply current is a function of the operating frequency. This dependency is illustrated in the figure below. These parameters are tested at  $V_{\rm DDmax}$  and maximum CPU clock with all outputs disconnected and all inputs at  $V_{\rm II}$  or  $V_{\rm IH}$ .
  - The oscillator also contributes to the total supply current. The given values refer to the worst case, ie. I<sub>PDRmax</sub>. For lower oscillator frequencies the respective supply current can be reduced accordingly.
- 8) This parameter is determined mainly by the current consumed by the oscillator. This current, however, is influenced by the external oscillator circuitry (crystal, capacitors). The values given refer to a typical circuitry and may change in case of a not optimized external oscillator circuitry.
- 9) This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at  $V_{\rm DD}$  0.1 V to  $V_{\rm DD}$ ,  $V_{\rm REF}$  = 0 V, all outputs (including pins configured as outputs) disconnected.



# **DC Characteristics (Reduced Supply Voltage Range)**

(Operating Conditions apply)

Parameter	Symbol	Limit '	Values	Unit	<b>Test Condition</b>
		min.	max.		
Input low voltage XTAL1, P3.0, P3.1, P6.5, P6.6, P6.7	$V_{IL1}$ SR	- 0.5	0.3 V <sub>DD</sub>	V	_
Input low voltage (TTL)	$V_{IL}$ SR	- 0.5	8.0	V	_
Input low voltage (Special Threshold)	$V_{ILS}$ SR	- 0.5	1.3	V	_
Input high voltage RSTIN	$V_{\mathrm{IH1}}$ SR	0.6 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	_
Input high voltage XTAL1, P3.0, P3.1, P6.5, P6.6, P6.7	$V_{\mathrm{IH2}}$ SR	0.7 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	_
Input high voltage (TTL)	$V_{IH}$ SR	1.8	V <sub>DD</sub> + 0.5	V	_
Input high voltage (Special Threshold)	$V_{IHS}$ SR	0.8 V <sub>DD</sub> - 0.2	V <sub>DD</sub> + 0.5	V	_
Input Hysteresis (Special Threshold)	HYS	250	_	mV	_
Output low voltage (PORTO, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OL</sub> CC	_	0.45	V	$I_{\mathrm{OL}}$ = 1.6 mA
Output low voltage P3.0, P3.1, P6.5, P6.6, P6.7	$V_{OL2}CC$	_	0.4	V	$I_{\rm OL2}$ = 1.6 mA
Output low voltage (all other outputs)	V <sub>OL1</sub> CC	_	0.45	V	$I_{\rm OL}$ = 1.0 mA
Output high voltage 1) (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OH</sub> CC	0.9 V <sub>DD</sub>	_	V	$I_{\mathrm{OH}}$ = -0.5 mA
Output high voltage 1) (all other outputs)	V <sub>OH1</sub> CC	0.9 V <sub>DD</sub>	_	V	$I_{\rm OH}$ = -0.25 mA
Input leakage current (Port 5)	$I_{\rm OZ1}$ CC	_	±200	nA	$0.45 \text{V} < V_{\text{IN}} < V_{\text{DD}}$
Input leakage current (all other)	$I_{\rm OZ2}$ CC	_	±500	nA	$0.45 \text{V} < V_{\text{IN}} < V_{\text{DD}}$
RSTIN inactive current 2)	$I_{RSTH}$ 3)	_	-10	μΑ	$V_{IN} = V_{IH1}$






Figure 10 Supply/Idle Current as a Function of Operating Frequency



## Multiplexed Bus (Reduced Supply Voltage Range) (continued)

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (150 ns at 20 MHz CPU clock without waitstates)

Parameter	Symb	bol	Max. CPU Clock Variable CPU Clock 1 / 2TCL = 1 to 20 MH			Unit	
			min.	max.	min.	max.	
Data hold after RdCS	t <sub>51</sub> S	SR	0	_	0	_	ns
Data float after RdCS	t <sub>52</sub> S	SR	_	30 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	t <sub>54</sub> C	CC	30 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	_	ns
Data hold after WrCS	t <sub>56</sub> C	CC	30 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	-	ns

<sup>1)</sup> These parameters refer to the latched chip select signals ( $\overline{\text{CSxL}}$ ). The early chip select signals ( $\overline{\text{CSxE}}$ ) are specified together with the address and signal  $\overline{\text{BHE}}$  (see figures below).






Figure 16 External Memory Cycle:
Multiplexed Bus, With Read/Write Delay, Normal ALE



# **Demultiplexed Bus (Reduced Supply Voltage Range)** (continued)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (100 ns at 20 MHz CPU clock without waitstates)

Parameter		nbol	Max. CPU Clock = 20 MHz		Variable CPU Clock 1 / 2TCL = 1 to 20 MHz		Unit
			min.	max.	min.	max.	
Data hold after WR	t <sub>24</sub>	CC	15 + t <sub>F</sub>	_	TCL - 10 + t <sub>F</sub>	_	ns
ALE rising edge after RD, WR	t <sub>26</sub>	CC	-12 + t <sub>F</sub>	_	-12 + t <sub>F</sub>	_	ns
Address hold after WR 2)	t <sub>28</sub>	CC	0 + t <sub>F</sub>	_	0 + t <sub>F</sub>	_	ns
ALE falling edge to CS 3)	t <sub>38</sub>	CC	-8 - t <sub>A</sub>	10 - t <sub>A</sub>	-8 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In 3)	t <sub>39</sub>	SR	_	$47 + t_{\rm C} + 2t_{\rm A}$	-	3TCL - 28 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR 3)	t <sub>41</sub>	CC	9 + t <sub>F</sub>	_	TCL - 16 + t <sub>F</sub>	_	ns
ALE falling edge to RdCS, WrCS (with RW-delay)	t <sub>42</sub>	CC	19 + t <sub>A</sub>	_	TCL - 6 + t <sub>A</sub>	_	ns
ALE falling edge to RdCS, WrCS (no RW-delay)	t <sub>43</sub>	CC	-6 + t <sub>A</sub>	_	-6 + t <sub>A</sub>	_	ns
RdCS to Valid Data In (with RW-delay)	t <sub>46</sub>	SR	_	20 + t <sub>C</sub>	_	2TCL - 30 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW-delay)	t <sub>47</sub>	SR	_	45 + t <sub>C</sub>	_	3TCL - 30 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW-delay)	t <sub>48</sub>	CC	38 + t <sub>C</sub>	_	2TCL - 12 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW-delay)	t <sub>49</sub>	CC	63 + t <sub>C</sub>	_	3TCL - 12 + t <sub>C</sub>	_	ns
Data valid to WrCS	<i>t</i> <sub>50</sub>	CC	28 + t <sub>C</sub>	_	2TCL - 22 + t <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub>	SR	0	_	0	_	ns
Data float after RdCS (with RW-delay) 1)	t <sub>53</sub>	SR	_	30 + t <sub>F</sub>	_	$2TCL - 20 + 2t_A + t_F^{1)}$	ns
Data float after RdCS (no RW-delay) 1)	t <sub>68</sub>	SR	_	5 + t <sub>F</sub>	-	TCL - 20 + 2t <sub>A</sub> + t <sub>F</sub> <sup>1)</sup>	ns






Figure 21 External Memory Cycle:
Demultiplexed Bus, With Read/Write Delay, Extended ALE



### **Package Outlines**




Figure 25