



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | C166 |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | EBI/EMI, I ² C, SPI, UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 76 |
| Program Memory Size | - |
| Program Memory Type | ROMless |
| EEPROM Size | - |
| RAM Size | 3K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | A/D 4x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | PG-TQFP-100-1 |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/c161pilfcafxuma1 |

Pin Configuration MQFP Package (top view)


Figure 2

Central Processing Unit (CPU)

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Based on these hardware provisions, most of the C161PI's instructions can be executed in just one machine cycle which requires 2 CPU clocks (4 TCL). For example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: branches in 2 cycles, a 16×16 bit multiplication in 5 cycles and a 32-/16 bit division in 10 cycles. Another pipeline optimization, the so-called 'Jump Cache', reduces the execution time of repeatedly performed jumps in a loop from 2 cycles to 1 cycle.




Figure 5 CPU Block Diagram

The C161PI also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

The following table shows all of the possible exceptions or error conditions that can arise during run-time:

Table 3 Hardware Trap Summary

| Exception Condition | Trap Flag | Trap Vector | Vector Location | Trap Number | Trap Prio |
|--------------------------------|-----------|-------------|--|---|----------------------------|
| Reset Functions: | | | | | |
| Hardware Reset | | RESET | 00'0000 _H | 00 _H | III |
| Software Reset | | RESET | 00'0000 _H | 00 _H | III |
| Watchdog Timer Overflow | | RESET | 00'0000 _H | 00 _H | III |
| Class A Hardware Traps: | | | | | |
| Non-Maskable Interrupt | NMI | NMITRAP | 00'0008 _H | 02 _H | II |
| Stack Overflow | STKOF | STOTRAP | 00'0010 _H | 04 _H | II |
| Stack Underflow | STKUF | STUTRAP | 00'0018 _H | 06 _H | II |
| Class B Hardware Traps: | | | | | |
| Undefined Opcode | UNDOPC | BTRAP | 00'0028 _H | 0A _H | I |
| Protected Instruction Fault | PRTFLT | BTRAP | 00'0028 _H | 0A _H | I |
| Illegal Word Operand Access | ILLOPA | BTRAP | 00'0028 _H | 0A _H | I |
| Illegal Instruction Access | ILLINA | BTRAP | 00'0028 _H | 0A _H | I |
| Illegal External Bus Access | ILLBUS | BTRAP | 00'0028 _H | 0A _H | I |
| Reserved | | | [2C _H – 3C _H] | [0B _H – 0F _H] | |
| Software Traps: | | | | | |
| TRAP Instruction | | | Any [00'0000 _H – 00'01FC _H] in steps of 4 _H | Any [00 _H – 7F _H] | Current CPU Priority |

Parallel Ports

The C161PI provides up to 76 IO lines which are organized into six input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three IO ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. The other IO ports operate in push/pull mode, except for the I²C interface pins which are open drain pins only. During the internal reset, all port pins are configured as inputs.

All port lines have programmable alternate input or output functions associated with them. All port lines that are not used for these alternate functions may be used as general purpose IO lines.

PORT0 and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A22/19/17...A16 in systems where segmentation is enabled to access more than 64 KBytes of memory.

Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal $\overline{\text{BHE}}$ and the system clock output CLKOUT (or the programmable frequency output FOUT).

Port 5 is used for the analog input channels to the A/D converter or timer control signals.

Port 6 provides the optional chip select signals and interface lines for the I²C module.

The edge characteristics (transition time) of the C161PI's port drivers can be selected via the Port Driver Control Register (PDCR).

Table 4 Instruction Set Summary (continued)

| Mnemonic | Description | Bytes |
|------------------------|---|--------------|
| MOV(B) | Move word (byte) data | 2 / 4 |
| MOVBS | Move byte operand to word operand with sign extension | 2 / 4 |
| MOVBZ | Move byte operand to word operand. with zero extension | 2 / 4 |
| JMPA, JMPI, JMPR | Jump absolute/indirect/relative if condition is met | 4 |
| JMPS | Jump absolute to a code segment | 4 |
| J(N)B | Jump relative if direct bit is (not) set | 4 |
| JBC | Jump relative and clear bit if direct bit is set | 4 |
| JNBS | Jump relative and set bit if direct bit is not set | 4 |
| CALLA, CALLI, CALLR | Call absolute/indirect/relative subroutine if condition is met | 4 |
| CALLS | Call absolute subroutine in any code segment | 4 |
| PCALL | Push direct word register onto system stack and call absolute subroutine | 4 |
| TRAP | Call interrupt service routine via immediate trap number | 2 |
| PUSH, POP | Push/pop direct word register onto/from system stack | 2 |
| SCXT | Push direct word register onto system stack und update register with word operand | 4 |
| RET | Return from intra-segment subroutine | 2 |
| RETS | Return from inter-segment subroutine | 2 |
| RETP | Return from intra-segment subroutine and pop direct word register from system stack | 2 |
| RETI | Return from interrupt service subroutine | 2 |
| SRST | Software Reset | 4 |
| IDLE | Enter Idle Mode | 4 |
| PWRDN | Enter Power Down Mode (supposes $\overline{\text{NMI}}$ -pin being low) | 4 |
| SRVWDT | Service Watchdog Timer | 4 |
| DISWDT | Disable Watchdog Timer | 4 |
| EINIT | Signify End-of-Initialization on RSTOUT-pin | 4 |
| ATOMIC | Begin ATOMIC sequence | 2 |
| EXTR | Begin EXTended Register sequence | 2 |
| EXTP(R) | Begin EXTended Page (and Register) sequence | 2 / 4 |
| EXTS(R) | Begin EXTended Segment (and Register) sequence | 2 / 4 |
| NOP | Null operation | 2 |

Table 5 C161PI Registers, Ordered by Name (continued)

| Name | | Physical Address | 8-Bit Addr. | Description | Reset Value |
|----------------|----------|-------------------|--------------------------|--|-------------------|
| CC12IC | b | FF90 _H | C8 _H | External Interrupt 4 Control Register | 0000 _H |
| CC13IC | b | FF92 _H | C9 _H | External Interrupt 5 Control Register | 0000 _H |
| CC14IC | b | FF94 _H | CA _H | External Interrupt 6 Control Register | 0000 _H |
| CC15IC | b | FF96 _H | CB _H | External Interrupt 7 Control Register | 0000 _H |
| CP | | FE10 _H | 08 _H | CPU Context Pointer Register | FC00 _H |
| CRIC | b | FF6A _H | B5 _H | GPT2 CAPREL Interrupt Ctrl. Register | 0000 _H |
| CSP | | FE08 _H | 04 _H | CPU Code Segment Pointer Register (8 bits, not directly writeable) | 0000 _H |
| DP0L | b | F100 _H | E 80 _H | P0L Direction Control Register | 00 _H |
| DP0H | b | F102 _H | E 81 _H | P0H Direction Control Register | 00 _H |
| DP1L | b | F104 _H | E 82 _H | P1L Direction Control Register | 00 _H |
| DP1H | b | F106 _H | E 83 _H | P1H Direction Control Register | 00 _H |
| DP2 | b | FFC2 _H | E1 _H | Port 2 Direction Control Register | 0000 _H |
| DP3 | b | FFC6 _H | E3 _H | Port 3 Direction Control Register | 0000 _H |
| DP4 | b | FFCA _H | E5 _H | Port 4 Direction Control Register | 00 _H |
| DP6 | b | FFCE _H | E7 _H | Port 6 Direction Control Register | 00 _H |
| DPP0 | | FE00 _H | 00 _H | CPU Data Page Pointer 0 Register (10 bits) | 0000 _H |
| DPP1 | | FE02 _H | 01 _H | CPU Data Page Pointer 1 Reg. (10 bits) | 0001 _H |
| DPP2 | | FE04 _H | 02 _H | CPU Data Page Pointer 2 Reg. (10 bits) | 0002 _H |
| DPP3 | | FE06 _H | 03 _H | CPU Data Page Pointer 3 Reg. (10 bits) | 0003 _H |
| EXICON | b | F1C0 _H | E E0 _H | External Interrupt Control Register | 0000 _H |
| ICADR | | ED06 _H | X --- | I ² C Address Register | 0XXX _H |
| ICCFG | | ED00 _H | X --- | I ² C Configuration Register | XX00 _H |
| ICCON | | ED02 _H | X --- | I ² C Control Register | 0000 _H |
| ICRTB | | ED08 _H | X --- | I ² C Receive/Transmit Buffer | XX _H |
| ICST | | ED04 _H | X --- | I ² C Status Register | 0000 _H |
| IDCHIP | | F07C _H | E 3E _H | Identifier | 09XX _H |
| IDMANUF | | F07E _H | E 3F _H | Identifier | 1820 _H |
| IDMEM | | F07A _H | E 3D _H | Identifier | 0000 _H |

DC Characteristics (Standard Supply Voltage Range) (continued)

(Operating Conditions apply)

| Parameter | Symbol | Limit Values | | Unit | Test Condition |
|---|--------------------------|--------------|--------------------------|---------------|---|
| | | min. | max. | | |
| Output low voltage (all other outputs) | V_{OL1} CC | – | 0.45 | V | $I_{OL} = 1.6 \text{ mA}$ |
| Output high voltage ¹⁾ (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT) | V_{OH} CC | 2.4 | – | V | $I_{OH} = -2.4 \text{ mA}$ |
| | | $0.9 V_{DD}$ | – | V | $I_{OH} = -0.5 \text{ mA}$ |
| Output high voltage ¹⁾ (all other outputs) | V_{OH1} CC | 2.4 | – | V | $I_{OH} = -1.6 \text{ mA}$ |
| | | $0.9 V_{DD}$ | – | V | $I_{OH} = -0.5 \text{ mA}$ |
| Input leakage current (Port 5) | I_{OZ1} CC | – | ± 200 | nA | $0.45\text{V} < V_{IN} < V_{DD}$ |
| Input leakage current (all other) | I_{OZ2} CC | – | ± 500 | nA | $0.45\text{V} < V_{IN} < V_{DD}$ |
| $\overline{\text{RSTIN}}$ inactive current ²⁾ | I_{RSTH} ³⁾ | – | -10 | μA | $V_{IN} = V_{IH1}$ |
| $\overline{\text{RSTIN}}$ active current ²⁾ | I_{RSTL} ⁴⁾ | -100 | – | μA | $V_{IN} = V_{IL}$ |
| Read/Write inactive current ⁵⁾ | I_{RWH} ³⁾ | – | -40 | μA | $V_{OUT} = 2.4 \text{ V}$ |
| Read/Write active current ⁵⁾ | I_{RWL} ⁴⁾ | -500 | – | μA | $V_{OUT} = V_{OLmax}$ |
| ALE inactive current ⁵⁾ | I_{ALEL} ³⁾ | – | 40 | μA | $V_{OUT} = V_{OLmax}$ |
| ALE active current ⁵⁾ | I_{ALEH} ⁴⁾ | 500 | – | μA | $V_{OUT} = 2.4 \text{ V}$ |
| Port 6 inactive current ⁵⁾ | I_{P6H} ³⁾ | – | -40 | μA | $V_{OUT} = 2.4 \text{ V}$ |
| Port 6 active current ⁵⁾ | I_{P6L} ⁴⁾ | -500 | – | μA | $V_{OUT} = V_{OL1max}$ |
| PORT0 configuration current ⁵⁾ | I_{P0H} ³⁾ | – | -10 | μA | $V_{IN} = V_{IHmin}$ |
| | I_{P0L} ⁴⁾ | -100 | – | μA | $V_{IN} = V_{ILmax}$ |
| XTAL1 input current | I_{IL} CC | – | ± 20 | μA | $0 \text{ V} < V_{IN} < V_{DD}$ |
| Pin capacitance ⁶⁾ (digital inputs/outputs) | C_{IO} CC | – | 10 | pF | $f = 1 \text{ MHz}$ $T_A = 25 \text{ }^\circ\text{C}$ |
| Power supply current (5V active) with all peripherals active | I_{DD5} | – | $1 + 2 \cdot f_{CPU}$ | mA | $\overline{\text{RSTIN}} = V_{IL2}$ f_{CPU} in [MHz] ⁷⁾ |
| Idle mode supply current (5V) with all peripherals active | I_{IDX5} | – | $1 + 0.8 \cdot f_{CPU}$ | mA | $\overline{\text{RSTIN}} = V_{IH1}$ f_{CPU} in [MHz] ⁷⁾ |
| Idle mode supply current (5V) with all peripherals deactivated, PLL off, SDD factor = 32 | I_{IDO5} ⁸⁾ | – | $500 + 50 \cdot f_{OSC}$ | μA | $\overline{\text{RSTIN}} = V_{IH1}$ f_{OSC} in [MHz] ⁷⁾ |

DC Characteristics (Reduced Supply Voltage Range)

(Operating Conditions apply)

| Parameter | Symbol | Limit Values | | Unit | Test Condition |
|--|--------------------------|--------------------|----------------|---------------|----------------------------------|
| | | min. | max. | | |
| Input low voltage XTAL1, P3.0, P3.1, P6.5, P6.6, P6.7 | V_{IL1} SR | -0.5 | $0.3 V_{DD}$ | V | — |
| Input low voltage (TTL) | V_{IL} SR | -0.5 | 0.8 | V | — |
| Input low voltage (Special Threshold) | V_{ILS} SR | -0.5 | 1.3 | V | — |
| Input high voltage \overline{RSTIN} | V_{IH1} SR | $0.6 V_{DD}$ | $V_{DD} + 0.5$ | V | — |
| Input high voltage XTAL1, P3.0, P3.1, P6.5, P6.6, P6.7 | V_{IH2} SR | $0.7 V_{DD}$ | $V_{DD} + 0.5$ | V | — |
| Input high voltage (TTL) | V_{IH} SR | 1.8 | $V_{DD} + 0.5$ | V | — |
| Input high voltage (Special Threshold) | V_{IHS} SR | $0.8 V_{DD} - 0.2$ | $V_{DD} + 0.5$ | V | — |
| Input Hysteresis (Special Threshold) | HYS | 250 | — | mV | — |
| Output low voltage (PORT0, PORT1, Port 4, ALE, \overline{RD} , \overline{WR} , BHE, CLKOUT, RSTOUT) | V_{OL} CC | — | 0.45 | V | $I_{OL} = 1.6 \text{ mA}$ |
| Output low voltage P3.0, P3.1, P6.5, P6.6, P6.7 | V_{OL2} CC | — | 0.4 | V | $I_{OL2} = 1.6 \text{ mA}$ |
| Output low voltage (all other outputs) | V_{OL1} CC | — | 0.45 | V | $I_{OL} = 1.0 \text{ mA}$ |
| Output high voltage ¹⁾ (PORT0, PORT1, Port 4, ALE, \overline{RD} , \overline{WR} , BHE, CLKOUT, RSTOUT) | V_{OH} CC | $0.9 V_{DD}$ | — | V | $I_{OH} = -0.5 \text{ mA}$ |
| Output high voltage ¹⁾ (all other outputs) | V_{OH1} CC | $0.9 V_{DD}$ | — | V | $I_{OH} = -0.25 \text{ mA}$ |
| Input leakage current (Port 5) | I_{OZ1} CC | — | ± 200 | nA | $0.45\text{V} < V_{IN} < V_{DD}$ |
| Input leakage current (all other) | I_{OZ2} CC | — | ± 500 | nA | $0.45\text{V} < V_{IN} < V_{DD}$ |
| \overline{RSTIN} inactive current ²⁾ | I_{RSTH} ³⁾ | — | -10 | μA | $V_{IN} = V_{IH1}$ |

AC Characteristics

Definition of Internal Timing

The internal operation of the C161PI is controlled by the internal CPU clock f_{CPU} . Both edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles) operations.

The specification of the external timing (AC Characteristics) therefore depends on the time between two consecutive edges of the CPU clock, called “TCL” (see figure below).




Figure 11 Generation Mechanisms for the CPU Clock

The CPU clock signal f_{CPU} can be generated from the oscillator clock signal f_{OSC} via different mechanisms. The duration of TCLs and their variation (and also the derived external timing) depends on the used mechanism to generate f_{CPU} . This influence must be regarded when calculating the timings for the C161PI.

Note: The example for PLL operation shown in the fig. above refers to a PLL factor of 4.

The used mechanism to generate the CPU clock is selected during reset via the logic levels on pins P0.15-13 (P0H.7-5).

The table below associates the combinations of these three bits with the respective clock generation mode.

The timings listed in the AC Characteristics that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances.

The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is constantly adjusting its output frequency so it corresponds to the applied input frequency (crystal or oscillator) the relative deviation for periods of more than one TCL is lower than for one single TCL (see formula and figure below).

For a period of $N * \text{TCL}$ the minimum value is computed using the corresponding deviation D_N :

$$(N * \text{TCL})_{\min} = N * \text{TCL}_{\text{NOM}} - D_N \quad D_N [\text{ns}] = \pm(13.3 + N * 6.3) / f_{\text{CPU}} [\text{MHz}],$$

where N = number of consecutive TCLs and $1 \leq N \leq 40$.

So for a period of 3 TCLs @ 25 MHz (i.e. $N = 3$): $D_3 = (13.3 + 3 * 6.3) / 25 = 1.288 \text{ ns}$,
and $(3\text{TCL})_{\min} = 3\text{TCL}_{\text{NOM}} - 1.288 \text{ ns} = 58.7 \text{ ns}$ (@ $f_{\text{CPU}} = 25 \text{ MHz}$).

This is especially important for bus cycles using waitstates and e.g. for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is neglectable.

Note: For all periods longer than 40 TCL the $N=40$ value can be used (see figure below).




Figure 12 **Approximated Maximum Accumulated PLL Jitter**

Sample time and conversion time of the C161PI's A/D Converter are programmable. The table below should be used to calculate the above timings.

The limit values for f_{BC} must not be exceeded when selecting ADCTC.

Table 9 A/D Converter Computation Table

| ADCON.15 14 (ADCTC) | A/D Converter Basic clock f_{BC} | ADCON.13 12 (ADSTC) | Sample time t_S |
|------------------------|---------------------------------------|------------------------|----------------------|
| 00 | $f_{CPU} / 4$ | 00 | $t_{BC} * 8$ |
| 01 | $f_{CPU} / 2$ | 01 | $t_{BC} * 16$ |
| 10 | $f_{CPU} / 16$ | 10 | $t_{BC} * 32$ |
| 11 | $f_{CPU} / 8$ | 11 | $t_{BC} * 64$ |

Converter Timing Example:

Assumptions: $f_{CPU} = 25$ MHz (i.e. $t_{CPU} = 40$ ns), ADCTC = '00', ADSTC = '00'.

Basic clock $f_{BC} = f_{CPU} / 4 = 6.25$ MHz, i.e. $t_{BC} = 160$ ns.

Sample time $t_S = t_{BC} * 8 = 1280$ ns.

Conversion time $t_C = t_S + 40 t_{BC} + 2 t_{CPU} = (1280 + 6400 + 80)$ ns = 7.8 μ s.

Memory Cycle Variables

The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes, how these variables are to be computed.

Table 10 Memory Cycle Variables

| Description | Symbol | Values |
|------------------------------|--------|--------------------------------------|
| ALE Extension | t_A | $TCL * \langle ALECTL \rangle$ |
| Memory Cycle Time Waitstates | t_C | $2TCL * (15 - \langle MCTC \rangle)$ |
| Memory Tristate Time | t_F | $2TCL * (1 - \langle MTTC \rangle)$ |

Testing Waveforms




Figure 14 Input Output Waveforms




Figure 15 Float Waveforms

Multiplexed Bus (Standard Supply Voltage Range) (continued)

(Operating Conditions apply)

 ALE cycle time = $6 \text{ TCL} + 2t_A + t_C + t_F$ (120 ns at 25 MHz CPU clock without waitstates)

| Parameter | Symbol | Max. CPU Clock = 25 MHz | | Variable CPU Clock 1 / 2TCL = 1 to 25 MHz | | Unit |
|---|-------------|----------------------------|------------|--|--------------------------|------|
| | | min. | max. | min. | max. | |
| Data valid to $\overline{\text{WrCS}}$ | t_{50} CC | $26 + t_C$ | – | $2\text{TCL} - 14 + t_C$ | – | ns |
| Data hold after $\overline{\text{RdCS}}$ | t_{51} SR | 0 | – | 0 | – | ns |
| Data float after $\overline{\text{RdCS}}$ | t_{52} SR | – | $20 + t_F$ | – | $2\text{TCL} - 20 + t_F$ | ns |
| Address hold after $\overline{\text{RdCS}}, \overline{\text{WrCS}}$ | t_{54} CC | $20 + t_F$ | – | $2\text{TCL} - 20 + t_F$ | – | ns |
| Data hold after $\overline{\text{WrCS}}$ | t_{56} CC | $20 + t_F$ | – | $2\text{TCL} - 20 + t_F$ | – | ns |

 1) These parameters refer to the latched chip select signals ($\overline{\text{CSxL}}$). The early chip select signals ($\overline{\text{CSxE}}$) are specified together with the address and signal BHE (see figures below).

Multiplexed Bus (Reduced Supply Voltage Range) (continued)

(Operating Conditions apply)

 ALE cycle time = $6 \text{ TCL} + 2t_A + t_C + t_F$ (150 ns at 20 MHz CPU clock without waitstates)

| Parameter | Symbol | | Max. CPU Clock = 20 MHz | | Variable CPU Clock 1 / 2TCL = 1 to 20 MHz | | Unit |
|---|----------|----|----------------------------|------------|--|--------------------------|------|
| | | | min. | max. | min. | max. | |
| Data hold after $\overline{\text{RdCS}}$ | t_{51} | SR | 0 | – | 0 | – | ns |
| Data float after $\overline{\text{RdCS}}$ | t_{52} | SR | – | $30 + t_F$ | – | $2\text{TCL} - 20 + t_F$ | ns |
| Address hold after $\overline{\text{RdCS}}, \overline{\text{WrCS}}$ | t_{54} | CC | $30 + t_F$ | – | $2\text{TCL} - 20 + t_F$ | – | ns |
| Data hold after $\overline{\text{WrCS}}$ | t_{56} | CC | $30 + t_F$ | – | $2\text{TCL} - 20 + t_F$ | – | ns |

 1) These parameters refer to the latched chip select signals ($\overline{\text{CSxL}}$). The early chip select signals ($\overline{\text{CSxE}}$) are specified together with the address and signal $\overline{\text{BHE}}$ (see figures below).




Figure 18 External Memory Cycle:
Multiplexed Bus, No Read/Write Delay, Normal ALE

Demultiplexed Bus (Standard Supply Voltage Range) (continued)

(Operating Conditions apply)

ALE cycle time = $4 \text{ TCL} + 2t_A + t_C + t_F$ (80 ns at 25 MHz CPU clock without waitstates)

| Parameter | Symbol | Max. CPU Clock = 25 MHz | | Variable CPU Clock 1 / 2TCL = 1 to 25 MHz | | Unit |
|--|-------------|----------------------------|------|--|------|------|
| | | min. | max. | min. | max. | |
| Address hold after $\overline{\text{RdCS}}$, $\overline{\text{WrCS}}$ | t_{55} CC | $-6 + t_F$ | – | $-6 + t_F$ | – | ns |
| Data hold after $\overline{\text{WrCS}}$ | t_{57} CC | $6 + t_F$ | – | $\text{TCL} - 14 + t_F$ | – | ns |

- 1) RW-delay and t_A refer to the next following bus cycle (including an access to an on-chip X-Peripheral).
- 2) Read data are latched with the same clock edge that triggers the address change and the rising $\overline{\text{RD}}$ edge. Therefore address changes before the end of $\overline{\text{RD}}$ have no impact on read cycles.
- 3) These parameters refer to the latched chip select signals ($\overline{\text{CSxL}}$). The early chip select signals ($\overline{\text{CSxE}}$) are specified together with the address and signal $\overline{\text{BHE}}$ (see figures below).

Demultiplexed Bus (Reduced Supply Voltage Range) (continued)

(Operating Conditions apply)

ALE cycle time = $4 \text{ TCL} + 2t_A + t_C + t_F$ (100 ns at 20 MHz CPU clock without waitstates)

| Parameter | Symbol | Max. CPU Clock = 20 MHz | | Variable CPU Clock 1 / 2TCL = 1 to 20 MHz | | Unit |
|--|-------------|----------------------------|------|--|------|------|
| | | min. | max. | min. | max. | |
| Address hold after $\overline{\text{RdCS}}$, $\overline{\text{WrCS}}$ | t_{55} CC | $-16 + t_F$ | – | $-16 + t_F$ | – | ns |
| Data hold after $\overline{\text{WrCS}}$ | t_{57} CC | $9 + t_F$ | – | $\text{TCL} - 16 + t_F$ | – | ns |

- 1) RW-delay and t_A refer to the next following bus cycle (including an access to an on-chip X-Peripheral).
- 2) Read data are latched with the same clock edge that triggers the address change and the rising $\overline{\text{RD}}$ edge. Therefore address changes before the end of $\overline{\text{RD}}$ have no impact on read cycles.
- 3) These parameters refer to the latched chip select signals ($\overline{\text{CSxL}}$). The early chip select signals ($\overline{\text{CSxE}}$) are specified together with the address and signal $\overline{\text{BHE}}$ (see figures below).




Figure 20 External Memory Cycle:
Demultiplexed Bus, With Read/Write Delay, Normal ALE

AC Characteristics

CLKOUT and $\overline{\text{READY}}$ (Standard Supply Voltage Range)

(Operating Conditions apply)

| Parameter | Symbol | Max. CPU Clock = 25 MHz | | Variable CPU Clock 1 / 2TCL = 1 to 25 MHz | | Unit |
|--|-------------|----------------------------|--------------------------------------|--|--|------|
| | | min. | max. | min. | max. | |
| CLKOUT cycle time | t_{29} CC | 40 | 40 | 2TCL | 2TCL | ns |
| CLKOUT high time | t_{30} CC | 14 | – | TCL – 6 | – | ns |
| CLKOUT low time | t_{31} CC | 10 | – | TCL – 10 | – | ns |
| CLKOUT rise time | t_{32} CC | – | 4 | – | 4 | ns |
| CLKOUT fall time | t_{33} CC | – | 4 | – | 4 | ns |
| CLKOUT rising edge to ALE falling edge | t_{34} CC | $0 + t_A$ | $10 + t_A$ | $0 + t_A$ | $10 + t_A$ | ns |
| Synchronous $\overline{\text{READY}}$ setup time to CLKOUT | t_{35} SR | 14 | – | 14 | – | ns |
| Synchronous $\overline{\text{READY}}$ hold time after CLKOUT | t_{36} SR | 4 | – | 4 | – | ns |
| Asynchronous $\overline{\text{READY}}$ low time | t_{37} SR | 54 | – | $2\text{TCL} + t_{58}$ | – | ns |
| Asynchronous $\overline{\text{READY}}$ setup time ¹⁾ | t_{58} SR | 14 | – | 14 | – | ns |
| Asynchronous $\overline{\text{READY}}$ hold time ¹⁾ | t_{59} SR | 4 | – | 4 | – | ns |
| Async. $\overline{\text{READY}}$ hold time after RD, WR high (Demultiplexed Bus) ²⁾ | t_{60} SR | 0 | $0 + 2t_A + t_C + t_F$ ²⁾ | 0 | $\text{TCL} - 20 + 2t_A + t_C + t_F$ ²⁾ | ns |

1) These timings are given for test purposes only, in order to assure recognition at a specific clock edge.

2) Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This adds even more time for deactivating $\overline{\text{READY}}$.

The $2t_A$ and t_C refer to the next following bus cycle, t_F refers to the current bus cycle.

The maximum limit for t_{60} must be fulfilled if the next following bus cycle is $\overline{\text{READY}}$ controlled.

