



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

2 0 0 0 0 0	
Product Status	Obsolete
Core Processor	C166
Core Size	16-Bit
Speed	20MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	76
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	3K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	PG-MQFP-100-2
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/c161pilm3vcabxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

C161PI Revision History: 1999-07 Preliminary		eliminary				
Previous V	ersions:	1998-05	(C161RI / Preliminary)			
		1998-01	(C161RI / Advance Information)			
		1997-12	(C161RI / Advance Information)			
Page	Subjec	Subjects				
	3 V spe	cification intro	duced			
4, 5, 7	Signal I	OUT added				
14	XRAM	XRAM description added				
15	Unlatch	ed CS descrip	otion added			
23	Block D	iagram correc	ted			
24	Descrip	tion of divider	chain improved			
25, 51, 52	ADC de	escription upda	ated to 10-bit			
36, 37	Revise	d description o	f Absolute Max. Ratings and Operating Conditions			
39, 44	Powers	supply values	improved			
45 - 50	Revise	d description for	or clock generation including PLL			
54 ff.	Standa	rd 25-MHz tim	ing			

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: mcdocu.comments@infineon.com

 $\ge$ 

The C161PI is the successor of the C161RI. Therefore this data sheet also replaces the C161RI data sheet (see also revision history).

Edition 1999-07

Published by Infineon Technologies AG i. Gr., St.-Martin-Strasse 53 D-81541 München <sup>©</sup> Infineon Technologies AG 1999. All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



### Pin Configuration TQFP Package

(top view)




Figure 3

C161PI





Table 1	Table 1         Pin Definitions and Functions								
Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function					
P5			1	Port 5 is a 6-bit input-only port with Schmitt-Trigger characteristics. The pins of Port 5 also serve as (up to 4) analog input channels for the A/D converter, or the serve as timer inputs:					
P5.0	97	99	1	AN0					
P5.1	98	100	1	AN1					
P5.2	99	1	1	AN2					
P5.3	100	2	1	AN3					
P5.14	1	3	1	T4EUD	GPT1 Timer T4 Ext. Up/Down Ctrl. Input				
P5.15	2	4	1	T2EUD	GPT1 Timer T5 Ext. Up/Down Ctrl. Input				
XTAL1	4	6	I	XTAL1:	Input to the oscillator amplifier and input to the internal clock generator				
XTAL2	5	7	Ο	XTAL1, wh and maxim	Output of the oscillator amplifier circuit. e device from an external source, drive ile leaving XTAL2 unconnected. Minimum um high/low and rise/fall times specified in aracteristics must be observed.				



Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function
P4			IO	Port 4 is a 7-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 4 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 4 is selectable (TTL or special). Port 4 can be used to output the segment address lines:
P4.0	24	26	0	A16 Least Significant Segment Address Line
P4.1	25	27	0	A17 Segment Address Line
P4.2 P4.3	26 27	28 29	0 0	A18Segment Address LineA19Segment Address Line
P4.4	28	30	0	A20 Segment Address Line
P4.5	29	31	Õ	A21 Segment Address Line
P4.6	30	32	0	A22 Most Significant Segment Address Line
RD	31	33	0	External Memory Read Strobe. $\overline{RD}$ is activated for every external instruction or data read access.
WR/ WRL	32	34	0	External Memory Write Strobe. In $\overline{\text{WR}}$ -mode this pin is activated for every external data write access. In WRL- mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in register SYSCON for mode selection.
READY	33	35	I	Ready Input. When the Ready function is enabled, a high level at this pin during an external memory access will force the insertion of memory cycle time waitstates until the pin returns to a low level. An internal pullup device will hold this pin high when nothing is driving it.
ALE	34	36	0	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.



# Table 2 C161PI Interrupt Nodes

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
External Interrupt 0	CC8IR	CC8IE	CC8INT	00'0060 <sub>H</sub>	18 <sub>H</sub>
External Interrupt 1	CC9IR	CC9IE	CC9INT	00'0064 <sub>H</sub>	19 <sub>H</sub>
External Interrupt 2	CC10IR	CC10IE	CC10INT	00'0068 <sub>H</sub>	1A <sub>H</sub>
External Interrupt 3	CC11IR	CC11IE	CC11INT	00'006C <sub>H</sub>	1B <sub>H</sub>
External Interrupt 4	CC12IR	CC12IE	CC12INT	00'0070 <sub>H</sub>	1C <sub>H</sub>
External Interrupt 5	CC13IR	CC13IE	CC13INT	00'0074 <sub>H</sub>	1D <sub>H</sub>
External Interrupt 6	CC14IR	CC14IE	CC14INT	00'0078 <sub>H</sub>	1E <sub>H</sub>
External Interrupt 7	CC15IR	CC15IE	CC15INT	00'007C <sub>H</sub>	1F <sub>H</sub>
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088 <sub>H</sub>	22 <sub>H</sub>
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008C <sub>H</sub>	23 <sub>H</sub>
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090 <sub>H</sub>	24 <sub>H</sub>
GPT2 Timer 5	T5IR	T5IE	T5INT	00'0094 <sub>H</sub>	25 <sub>H</sub>
GPT2 Timer 6	T6IR	T6IE	T6INT	00'0098 <sub>H</sub>	26 <sub>H</sub>
GPT2 CAPREL Register	CRIR	CRIE	CRINT	00'009C <sub>H</sub>	27 <sub>H</sub>
A/D Conversion Complete	ADCIR	ADCIE	ADCINT	00'00A0 <sub>H</sub>	28 <sub>H</sub>
A/D Overrun Error	ADEIR	ADEIE	ADEINT	00'00A4 <sub>H</sub>	29 <sub>H</sub>
ASC0 Transmit	SOTIR	SOTIE	SOTINT	00'00A8 <sub>H</sub>	2A <sub>H</sub>
ASC0 Transmit Buffer	S0TBIR	S0TBIE	<b>S0TBINT</b>	00'011C <sub>H</sub>	47 <sub>H</sub>
ASC0 Receive	SORIR	SORIE	SORINT	00'00AC <sub>H</sub>	2B <sub>H</sub>
ASC0 Error	S0EIR	SOEIE	SOEINT	00'00B0 <sub>H</sub>	2C <sub>H</sub>
SSC Transmit	SCTIR	SCTIE	SCTINT	00'00B4 <sub>H</sub>	2D <sub>H</sub>
SSC Receive	SCRIR	SCRIE	SCRINT	00'00B8 <sub>H</sub>	2E <sub>H</sub>
SSC Error	SCEIR	SCEIE	SCEINT	00'00BC <sub>H</sub>	2F <sub>H</sub>
I <sup>2</sup> C Data Transfer Event	XP0IR	XP0IE	XP0INT	00'0100 <sub>H</sub>	40 <sub>H</sub>
I <sup>2</sup> C Protocol Event	XP1IR	XP1IE	XP1INT	00'0104 <sub>H</sub>	41 <sub>H</sub>
X-Peripheral Node 2	XP2IR	XP2IE	XP2INT	00'0108 <sub>H</sub>	42 <sub>H</sub>
PLL Unlock / RTC	XP3IR	XP3IE	XP3INT	00'010C <sub>H</sub>	43 <sub>H</sub>



The state of this latch may be used to clock timer T5. The overflows/underflows of timer T6 can additionally be used to cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows absolute time differences to be measured or pulse multiplication to be performed without software overhead.

The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of GPT1 timer T3's inputs T3IN and/or T3EUD. This is especially advantageous when T3 operates in Incremental Interface Mode.




Figure 7 Block Diagram of GPT2



Name Physical Address				8-Bit Addr.	Description	Reset Value
T14REL	T14REL F0D0 <sub>H</sub> E			68 <sub>H</sub>	RTC Timer 14 Reload Register	no
T2		FE40 <sub>H</sub>		20 <sub>H</sub>	GPT1 Timer 2 Register	0000 <sub>H</sub>
T2CON	b	FF40 <sub>H</sub>		A0 <sub>H</sub>	GPT1 Timer 2 Control Register	0000 <sub>H</sub>
T2IC	b	FF60 <sub>H</sub>		B0 <sub>H</sub>	GPT1 Timer 2 Interrupt Control Register	0000 <sub>H</sub>
Т3		FE42 <sub>H</sub>		21 <sub>H</sub>	GPT1 Timer 3 Register	0000 <sub>H</sub>
T3CON	b	FF42 <sub>H</sub>		A1 <sub>H</sub>	GPT1 Timer 3 Control Register	0000 <sub>H</sub>
T3IC	b	FF62 <sub>H</sub>		B1 <sub>H</sub>	GPT1 Timer 3 Interrupt Control Register	0000 <sub>H</sub>
T4		FE44 <sub>H</sub>		22 <sub>H</sub>	GPT1 Timer 4 Register	0000 <sub>H</sub>
T4CON	b	FF44 <sub>H</sub>		A2 <sub>H</sub>	GPT1 Timer 4 Control Register	0000 <sub>H</sub>
T4IC	b	FF64 <sub>H</sub>		B2 <sub>H</sub>	GPT1 Timer 4 Interrupt Control Register	0000 <sub>H</sub>
Т5		FE46 <sub>H</sub>		23 <sub>H</sub>	GPT2 Timer 5 Register	0000 <sub>H</sub>
T5CON	b	FF46 <sub>H</sub>		A3 <sub>H</sub>	GPT2 Timer 5 Control Register	0000 <sub>H</sub>
T5IC	b	FF66 <sub>H</sub>		B3 <sub>H</sub>	GPT2 Timer 5 Interrupt Control Register	0000 <sub>H</sub>
Т6		FE48 <sub>H</sub>		24 <sub>H</sub>	GPT2 Timer 6 Register	0000 <sub>H</sub>
T6CON	b	FF48 <sub>H</sub>		A4 <sub>H</sub>	GPT2 Timer 6 Control Register	0000 <sub>H</sub>
T6IC	b	FF68 <sub>H</sub>		B4 <sub>H</sub>	GPT2 Timer 6 Interrupt Control Register	0000 <sub>H</sub>
TFR	b	FFAC <sub>H</sub>		D6 <sub>H</sub>	Trap Flag Register	0000 <sub>H</sub>
WDT		FEAE <sub>H</sub>		57 <sub>H</sub>	Watchdog Timer Register (read only)	0000 <sub>H</sub>
WDTCON		FFAE <sub>H</sub>		D7 <sub>H</sub>	Watchdog Timer Control Register	<sup>2)</sup> 00xx <sub>H</sub>
XPOIC	b	F186 <sub>H</sub>	Е	C3 <sub>H</sub>	I <sup>2</sup> C Data Interrupt Control Register	0000 <sub>H</sub>
XP1IC	b	F18E <sub>H</sub>	Ε	C7 <sub>H</sub>	I <sup>2</sup> C Protocol Interrupt Control Register	0000 <sub>H</sub>
XP2IC	b	F196 <sub>н</sub>	Ε	CB <sub>H</sub>	X-Peripheral 2 Interrupt Control Register	0000 <sub>H</sub>
XP3IC	b	F19E <sub>H</sub>	Ε	CF <sub>H</sub>	RTC Interrupt Control Register	0000 <sub>H</sub>
ZEROS	b	FF1C <sub>H</sub>		8E <sub>H</sub>	Constant Value 0's Register (read only)	0000 <sub>H</sub>

## Table 5 C161PI Registers, Ordered by Name (continued)

1) The system configuration is selected during reset.

2) The reset value depends on the indicated reset source.



## **Operating Conditions**

The following operating conditions must not be exceeded in order to ensure correct operation of the C161PI. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Parameter	Symbol	Limit	Values	Unit	Notes	
		min.	max.			
Standard digital supply voltage	V <sub>DD</sub>	4.5	5.5	V	Active mode, $f_{CPUmax} = 25 \text{ MHz}$	
		2.5 <sup>1)</sup>	5.5	V	PowerDown mode	
Reduced digital supply voltage	V <sub>DD</sub>	3.0	3.6	V	Active mode, $f_{CPUmax} = 20 \text{ MHz}$	
		2.5 <sup>1)</sup>	3.6	V	PowerDown mode	
Digital ground voltage	V <sub>SS</sub>		0	V	Reference voltage	
Overload current	I <sub>OV</sub>	-	±5	mA	Per pin <sup>2)3)</sup>	
Absolute sum of overload currents	$\Sigma  I_{OV} $	-	50	mA	3)	
External Load Capacitance	С	-	100	pF	Pin drivers in fast edge mode (PDCR.BIPEC = '0')	
		-	50	pF	Pin drivers in <b>reduced edge</b> mode (PDCR.BIPEC = '1') <sup>3)</sup>	
Ambient temperature	T <sub>A</sub>	0	70	°C	SAB-C161PI	
		-40	85	°C	SAF-C161PI	
		-40	125	°C	SAK-C161PI	

Table 7	Operating	Condition	Parameters

1) Output voltages and output currents will be reduced when  $V_{\text{DD}}$  leaves the range defined for active mode.

2) Overload conditions occur if the standard operatings conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e.  $V_{OV} > V_{DD}$ +0.5V or  $V_{OV} < V_{SS}$ -0.5V). The absolute sum of input overload currents on all port pins may not exceed **50 mA**. The supply voltage must remain within the specified limits.

3) Not 100% tested, guaranteed by design characterization.



## **Parameter Interpretation**

The parameters listed in the following partly represent the characteristics of the C161PI and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column "Symbol":

CC (Controller Characteristics):

The logic of the C161PI will provide signals with the respective timing characteristics.

## SR (System Requirement):

The external system must provide signals with the respective timing characteristics to the C161PI.

## DC Characteristics (Standard Supply Voltage Range)

(Operating Conditions apply)

Parameter	Symbol	Limit V	Values	Unit	<b>Test Condition</b>
		min.	max.		
Input low voltage XTAL1, P3.0, P3.1, P6.5, P6.6, P6.7	V <sub>IL1</sub> SR	- 0.5	0.3 V <sub>DD</sub>	V	_
Input low voltage (TTL)	V <sub>IL</sub> SR	- 0.5	0.2 V <sub>DD</sub> - 0.1	V	-
Input low voltage (Special Threshold)	$V_{\rm ILS}$ SR	- 0.5	2.0	V	_
Input high voltage RSTIN	V <sub>IH1</sub> SR	0.6 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	-
Input high voltage XTAL1, P3.0, P3.1, P6.5, P6.6, P6.7	V <sub>IH2</sub> SR	0.7 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	-
Input high voltage (TTL)	V <sub>IH</sub> SR	0.2 V <sub>DD</sub> + 0.9	V <sub>DD</sub> + 0.5	V	-
Input high voltage (Special Threshold)	V <sub>IHS</sub> SR	0.8 V <sub>DD</sub> - 0.2	V <sub>DD</sub> + 0.5	V	-
Input Hysteresis (Special Threshold)	HYS	400	_	mV	-
Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OL</sub> CC	-	0.45	V	I <sub>OL</sub> = 2.4 mA
Output low voltage (P3.0, P3.1, P6.5, P6.6, P6.7)	V <sub>OL2</sub> CC	-	0.4	V	<i>I</i> <sub>OL2</sub> = 3 mA



## AC Characteristics Definition of Internal Timing

The internal operation of the C161PI is controlled by the internal CPU clock  $f_{CPU}$ . Both edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles) operations.

The specification of the external timing (AC Characteristics) therefore depends on the time between two consecutive edges of the CPU clock, called "TCL" (see figure below).




Figure 11 Generation Mechanisms for the CPU Clock

The CPU clock signal  $f_{CPU}$  can be generated from the oscillator clock signal  $f_{OSC}$  via different mechanisms. The duration of TCLs and their variation (and also the derived external timing) depends on the used mechanism to generate  $f_{CPU}$ . This influence must be regarded when calculating the timings for the C161PI.

Note: The example for PLL operation shown in the fig. above refers to a PLL factor of 4.

The used mechanism to generate the CPU clock is selected during reset via the logic levels on pins P0.15-13 (P0H.7-5).

The table below associates the combinations of these three bits with the respective clock generation mode.



Table 8	C161PI Clock G	eneration Modes	
P0.15-13 (P0H.7-5)	<b>CPU Frequency</b> $f_{CPU} = f_{OSC} * F$	External Clock Input Range <sup>1)</sup>	Notes
1 1 1	<i>f</i> <sub>OSC</sub> * 4	2.5 to 6.25 MHz	Default configuration
1 1 0	<i>f</i> <sub>OSC</sub> * 3	3.33 to 8.33 MHz	
1 0 1	<i>f</i> <sub>OSC</sub> * 2	5 to 12.5 MHz	
1 0 0	<i>f</i> <sub>OSC</sub> * 5	2 to 5 MHz	
0 1 1	<i>f</i> <sub>OSC</sub> * 1	1 to 25 MHz	Direct drive <sup>2)</sup>
0 1 0	<i>f</i> <sub>OSC</sub> * 1.5	6.66 to 16.6 MHz	
0 0 1	f <sub>OSC</sub> / 2	2 to 50 MHz	CPU clock via prescaler
0 0 0	f <sub>OSC</sub> * 2.5	4 to 10 MHz	

1) The external clock input range refers to a CPU clock range of 10...25 MHz.

2) The maximum frequency depends on the duty cycle of the external clock signal.

### **Prescaler Operation**

When pins P0.15-13 (P0H.7-5) equal  $001_B$  during reset the CPU clock is derived from the internal oscillator (input clock signal) by a 2:1 prescaler.

The frequency of  $f_{CPU}$  is half the frequency of  $f_{OSC}$  and the high and low time of  $f_{CPU}$  (i.e. the duration of an individual TCL) is defined by the period of the input clock  $f_{OSC}$ .

The timings listed in the AC Characteristics that refer to TCLs therefore can be calculated using the period of  $f_{OSC}$  for any TCL.

### Phase Locked Loop

For all combinations of pins P0.15-13 (P0H.7-5) except for  $001_B$  and  $011_B$  the on-chip phase locked loop is enabled and provides the CPU clock (see table above). The PLL multiplies the input frequency by the factor **F** which is selected via the combination of pins P0.15-13 (i.e.  $f_{CPU} = f_{OSC} * F$ ). With every **F**'th transition of  $f_{OSC}$  the PLL circuit synchronizes the CPU clock to the input clock. This synchronization is done smoothly, i.e. the CPU clock frequency does not change abruptly.

Due to this adaptation to the input clock the frequency of  $f_{\rm CPU}$  is constantly adjusted so it is locked to  $f_{\rm OSC}$ . The slight variation causes a jitter of  $f_{\rm CPU}$  which also effects the duration of individual TCLs.






Figure 16 External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Normal ALE






Figure 17 External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Extended ALE



## Demultiplexed Bus (Standard Supply Voltage Range) (continued)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol	Max. CPU Clock = 25 MHz		Variable ( 1 / 2TCL =	Unit	
		min.	max.	min.	max.	
Address hold after RdCS, WrCS	<i>t</i> <sub>55</sub> CC	$-6 + t_{\rm F}$	-	$-6 + t_{\rm F}$	-	ns
Data hold after WrCS	<i>t</i> <sub>57</sub> CC	$6 + t_{\rm F}$	-	TCL - 14 + <i>t</i> <sub>F</sub>	-	ns

1) RW-delay and  $t_A$  refer to the next following bus cycle (including an access to an on-chip X-Peripheral).

2) Read data are latched with the same clock edge that triggers the address change and the rising  $\overline{\text{RD}}$  edge. Therefore address changes before the end of  $\overline{\text{RD}}$  have no impact on read cycles.

3) These parameters refer to the latched chip select signals (CSxL). The early chip select signals (CSxE) are specified together with the address and signal BHE (see figures below).




# Demultiplexed Bus (Reduced Supply Voltage Range) (continued)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (100 ns at 20 MHz CPU clock without waitstates)


Parameter	Symbol		Max. CPU Clock = 20 MHz		Variable ( 1 / 2TCL =	Unit	
			min.	max.	min.	max.	
Data hold after WR	<i>t</i> <sub>24</sub>	CC	15 + <i>t</i> <sub>F</sub>	-	TCL - 10 + <i>t</i> <sub>F</sub>	-	ns
$\frac{\text{ALE rising edge after } \overline{\text{RD}},}{\text{WR}}$	t <sub>26</sub>	CC	-12 + <i>t</i> <sub>F</sub>	-	-12 + <i>t</i> <sub>F</sub>	-	ns
Address hold after WR 2)	<i>t</i> <sub>28</sub>	CC	$0 + t_{F}$	_	$0 + t_{F}$	_	ns
ALE falling edge to $\overline{\text{CS}}^{3)}$	<i>t</i> <sub>38</sub>	CC	-8 - <i>t</i> <sub>A</sub>	10 - <i>t</i> <sub>A</sub>	-8 - <i>t</i> <sub>A</sub>	10 - <i>t</i> <sub>A</sub>	ns
CS low to Valid Data In <sup>3)</sup>	t <sub>39</sub>	SR	_	$47 + t_{\rm C} + 2t_{\rm A}$	-	$3TCL - 28 + t_{C} + 2t_{A}$	ns
CS hold after RD, WR 3)	<i>t</i> <sub>41</sub>	CC	9 + <i>t</i> <sub>F</sub>	-	TCL - 16 + <i>t</i> <sub>F</sub>	-	ns
ALE falling edge to RdCS, WrCS (with RW- delay)	t <sub>42</sub>	CC	19 + <i>t</i> <sub>A</sub>	_	TCL - 6 + <i>t</i> <sub>A</sub>	-	ns
ALE falling edge to RdCS, WrCS (no RW- delay)	t <sub>43</sub>	CC	$-6 + t_{A}$	_	-6 + <i>t</i> <sub>A</sub>	-	ns
RdCS to Valid Data In (with RW-delay)	t <sub>46</sub>	SR	_	$20 + t_{\rm C}$	-	2TCL - 30 + <i>t</i> <sub>C</sub>	ns
RdCS to Valid Data In (no RW-delay)	t <sub>47</sub>	SR	_	$45 + t_{\rm C}$	-	3TCL - 30 + <i>t</i> <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW-delay)	t <sub>48</sub>	CC	$38 + t_{\rm C}$	-	2TCL - 12 + <i>t</i> <sub>C</sub>	-	ns
RdCS, WrCS Low Time (no RW-delay)	t <sub>49</sub>	CC	$63 + t_{\rm C}$	-	3TCL - 12 + <i>t</i> <sub>C</sub>	-	ns
Data valid to WrCS	<i>t</i> <sub>50</sub>	CC	$28 + t_{\rm C}$	-	2TCL - 22 + <i>t</i> <sub>C</sub>	-	ns
Data hold after RdCS	<i>t</i> <sub>51</sub>	SR	0	-	0	-	ns
Data float after RdCS (with RW-delay) <sup>1)</sup>	<i>t</i> <sub>53</sub>	SR	_	$30 + t_{\rm F}$	-	2TCL - 20 + $2t_{\text{A}} + t_{\text{F}}^{-1}$	ns
Data float after RdCS (no RW-delay) <sup>1)</sup>	t <sub>68</sub>	SR	-	$5 + t_{\rm F}$	-	TCL - 20 + $2t_{A}$ + $t_{F}$ <sup>1)</sup>	ns





## Figure 21 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Extended ALE





### Figure 23 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Extended ALE



## **AC Characteristics**

## CLKOUT and READY (Standard Supply Voltage Range)

(Operating Conditions apply)

Parameter		nbol	Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
			min.	max.	min.	max.	
CLKOUT cycle time	t <sub>29</sub>	CC	40	40	2TCL	2TCL	ns
CLKOUT high time	<i>t</i> <sub>30</sub>	CC	14	-	TCL-6	-	ns
CLKOUT low time	<i>t</i> <sub>31</sub>	CC	10	-	TCL – 10	-	ns
CLKOUT rise time	<i>t</i> <sub>32</sub>	CC	_	4	-	4	ns
CLKOUT fall time	<i>t</i> <sub>33</sub>	CC	_	4	-	4	ns
CLKOUT rising edge to ALE falling edge	<i>t</i> <sub>34</sub>	CC	$0 + t_A$	$10 + t_{A}$	$0 + t_A$	$10 + t_{A}$	ns
Synchronous READY setup time to CLKOUT	<i>t</i> <sub>35</sub>	SR	14	-	14	-	ns
Synchronous READY hold time after CLKOUT	<i>t</i> <sub>36</sub>	SR	4	-	4	-	ns
Asynchronous READY low time	<i>t</i> <sub>37</sub>	SR	54	-	2TCL + <i>t</i> <sub>58</sub>	-	ns
Asynchronous READY setup time <sup>1)</sup>	<i>t</i> <sub>58</sub>	SR	14	-	14	-	ns
Asynchronous READY hold time <sup>1)</sup>	<i>t</i> <sub>59</sub>	SR	4	-	4	-	ns
Async. READY hold time after RD, WR high (Demultiplexed Bus) <sup>2)</sup>	<i>t</i> <sub>60</sub>	SR	0	$ \begin{array}{c} 0 \\ + 2t_{A} + \\ t_{C} + t_{F} \\ \end{array} $	0	TCL - 20 + $2t_{A} + t_{C}$ + $t_{F}^{2)}$	ns

1) These timings are given for test purposes only, in order to assure recognition at a specific clock edge.

2) Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This adds even more time for deactivating READY.

The  $2t_A$  and  $t_C$  refer to the next following bus cycle,  $t_F$  refers to the current <u>bus cycle</u>.

The maximum limit for  $t_{60}$  must be fulfilled if the next following bus cycle is **READY** controlled.






Figure 24 CLKOUT and READY

### Notes

- <sup>1)</sup> Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS).
- <sup>2)</sup> <u>The leading edge of the respective command depends on RW-delay.</u>
- 3) READY sampled HIGH at this sampling point generates a READY controlled waitstate,
- READY sampled LOW at this sampling point terminates the currently running bus cycle.
- <sup>4)</sup> <u>READY</u> may be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR).
- <sup>5)</sup> If the Asynchronous READY signal does not fulfill the indicated setup and hold times with respect to CLKOUT (e.g. because CLKOUT is not enabled), it must fulfill t<sub>37</sub> in order to be safely synchronized. This is guaranteed, if READY is removed in reponse to the command (see Note <sup>4)</sup>).
- <sup>6)</sup> Multiplexed bus modes have a MUX waitstate added after a bus cycle, and an additional MTTC waitstate may be inserted here.

For a multiplexed bus with MTTC waitstate this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC waitstate this delay is zero.

<sup>7)</sup> The next external bus cycle may start here.



Published by Infineon Technologies AG