

Welcome to [E-XFL.COM](#)

## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## Applications of Embedded - CPLDs


### Details

|                                 |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Programmable Type               | In System Programmable  |
| Delay Time tpd(1) Max           | 6 ns  |
| Voltage Supply - Internal       | 3V ~ 3.6V   |
| Number of Logic Elements/Blocks | -   |
| Number of Macrocells            | 192   |
| Number of Gates                 | -   |
| Number of I/O                   | 96  |
| Operating Temperature           | 0°C ~ 70°C (TA)   |
| Mounting Type                   | Surface Mount   |
| Package / Case                  | 144-BGA   |
| Supplier Device Package         | 144-FPBGA (13x13)   |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/m4a3-192-96-6fac">https://www.e-xfl.com/product-detail/lattice-semiconductor/m4a3-192-96-6fac</a> |

## FUNCTIONAL DESCRIPTION

The fundamental architecture of ispMACH 4A devices (Figure 1) consists of multiple, optimized PAL® blocks interconnected by a central switch matrix. The central switch matrix allows communication between PAL blocks and routes inputs to the PAL blocks. Together, the PAL blocks and central switch matrix allow the logic designer to create large designs in a single device instead of having to use multiple devices.

The key to being able to make effective use of these devices lies in the interconnect schemes. In the ispMACH 4A architecture, the macrocells are flexibly coupled to the product terms through the logic allocator, and the I/O pins are flexibly coupled to the macrocells due to the output switch matrix. In addition, more input routing options are provided by the input switch matrix. These resources provide the flexibility needed to fit designs efficiently.



17466G-001

**Figure 1. ispMACH 4A Block Diagram and PAL Block Structure**

### Notes:

1. 16 for ispMACH 4A devices with 1:1 macrocell-I/O cell ratio (see next page).
2. Block clocks do not go to I/O cells in M4A(3,5)-32/32.
3. M4A(3,5)-192, M4A(3,5)-256, M4A3-384, and M4A3-512 have dedicated clock pins which cannot be used as inputs and do not connect to the central switch matrix.

**Table 4. Architectural Summary of ispMACH 4A devices**

| ispMACH 4A Devices       |  |  |
|--------------------------|--|--|
|                          | M4A3-64/32, M4A5-64/32<br>M4A3-96/48, M4A5-96/48<br>M4A3-128/64, M4A5-128/64<br>M4A3-192/96, M4A5-192/96<br>M4A3-256/128, M4A5-256/128<br>M4A3-384<br>M4A3-512 | M4A3-32/32<br>M4A5-32/32<br>M4A3-64/64<br>M4A3-256/160<br>M4A3-256/192 |
| Macrocell-I/O Cell Ratio | 2:1  | 1:1  |
| Input Switch Matrix      | Yes  | Yes <sup>1</sup>   |
| Input Registers          | Yes  | No   |
| Central Switch Matrix    | Yes  | Yes  |
| Output Switch Matrix     | Yes  | Yes  |

The Macrocell-I/O cell ratio is defined as the number of macrocells versus the number of I/O cells internally in a PAL block (Table 4).

The central switch matrix takes all dedicated inputs and signals from the input switch matrices and routes them as needed to the PAL blocks. Feedback signals that return to the same PAL block still must go through the central switch matrix. This mechanism ensures that PAL blocks in ispMACH 4A devices communicate with each other with consistent, predictable delays.


The central switch matrix makes a ispMACH 4A device more advanced than simply several PAL devices on a single chip. It allows the designer to think of the device not as a collection of blocks, but as a single programmable device; the software partitions the design into PAL blocks through the central switch matrix so that the designer does not have to be concerned with the internal architecture of the device.

Each PAL block consists of:

- ◆ Product-term array
- ◆ Logic allocator
- ◆ Macrocells
- ◆ Output switch matrix
- ◆ I/O cells
- ◆ Input switch matrix
- ◆ Clock generator


**Notes:**

1. M4A3-64/64 internal switch matrix functionality embedded in central switch matrix.



17466G-007

**Figure 3. Logic Allocator Configurations: Synchronous Mode**



17466G-008


**Figure 4. Logic Allocator Configurations: Asynchronous Mode**

Note that the configuration of the logic allocator has absolutely no impact on the speed of the signal. All configurations have the same delay. This means that designers do not have to decide between optimizing resources or speed; both can be optimized.


If not used in the cluster, the extra product term can act in conjunction with the basic cluster to provide XOR logic for such functions as data comparison, or it can work with the D-, T-type flip-flop to provide for J-K, and S-R register operation. In addition, if the basic cluster is routed to another macrocell, the extra product term is still available for logic. In this case, the first XOR input will be a logic 0. This circuit has the flexibility to route product terms elsewhere without giving up the use of the macrocell.

Product term clusters do not “wrap” around a PAL block. This means that the macrocells at the ends of the block have fewer product terms available.


The flip-flop can be configured as a D-type or T-type latch. J-K or S-R registers can be synthesized. The primary flip-flop configurations are shown in Figure 6, although others are possible. Flip-flop functionality is defined in Table 8. Note that a J-K latch is inadvisable as it will cause oscillation if both J and K inputs are HIGH.




a. D-type with XOR




b. D-type with programmable D polarity




c. Latch with XOR




d. Latch with programmable D polarity



e. T-type with programmable T polarity



f. Combinatorial with XOR



g. Combinatorial with programmable polarity

**Table 8. Register/Latch Operation**

| Configuration   | Input(s) | CLK/LE <sup>1</sup> | Q+ |
|-----------------|----------|---------------------|----|
| D-type Register | D=X      | 0, 1, ↓ (↑)         | Q  |
|                 | D=0      | ↑ (↓)               | 0  |
|                 | D=1      | ↑ (↓)               | 1  |
| T-type Register | T=X      | 0, 1, ↓ (↑)         | Q  |
|                 | T=0      | ↑ (↓)               | Q  |
|                 | T=1      | ↑ (↓)               | Q̄ |
| D-type Latch    | D=X      | 1(0)                | Q  |
|                 | D=0      | 0(1)                | 0  |
|                 | D=1      | 0(1)                | 1  |


**Note:**

1. Polarity of CLK/LE can be programmed

Although the macrocell shows only one input to the register, the XOR gate in the logic allocator allows the D-, T-type register to emulate J-K, and S-R behavior. In this case, the available product terms are divided between J and K (or S and R). When configured as J-K, S-R, or T-type, the extra product term must be used on the XOR gate input for flip-flop emulation. In any register type, the polarity of the inputs can be programmed.

The clock input to the flip-flop can select any of the four PAL block clocks in synchronous mode, with the additional choice of either polarity of an individual product term clock in the asynchronous mode.

The initialization circuit depends on the mode. In synchronous mode (Figure 7), asynchronous reset and preset are provided, each driven by a product term common to the entire PAL block.



17466G-012

17466G-013

**Figure 7. Synchronous Mode Initialization Configurations**

## Output Switch Matrix

The output switch matrix allows macrocells to be connected to any of several I/O cells within a PAL block. This provides high flexibility in determining pinout and allows design changes to occur without effecting pinout.

In ispMACH 4A devices with 2:1 Macrocell-I/O cell ratio, each PAL block has twice as many macrocells as I/O cells. The ispMACH 4A output switch matrix allows for half of the macrocells to drive I/O cells within a PAL block, in combinations according to Figure 9. Each I/O cell can choose from eight macrocells; each macrocell has a choice of four I/O cells. The ispMACH 4A devices with 1:1 Macrocell-I/O cell ratio allow each macrocell to drive one of eight I/O cells (Figure 9).





Figure 9. ispMACH 4A Output Switch Matrix

Table 10. Output Switch Matrix Combinations for ispMACH 4A Devices with 2:1 Macrocell-I/O Cell Ratio

| Macrocell | Routable to I/O Cells  |
|-----------|------------------------|
| M0, M1    | I/00, I/05, I/06, I/07 |
| M2, M3    | I/00, I/01, I/06, I/07 |
| M4, M5    | I/00, I/01, I/02, I/07 |
| M6, M7    | I/00, I/01, I/02, I/03 |
| M8, M9    | I/01, I/02, I/03, I/04 |
| M10, M11  | I/02, I/03, I/04, I/05 |


## I/O Cell

The I/O cell (Figures 10 and 11) simply consists of a programmable output enable, a feedback path, and flip-flop (except ispMACH 4A devices with 1:1 macrocell-I/O cell ratio). An individual output enable product term is provided for each I/O cell. The feedback signal drives the input switch matrix.



17466G-017

**Figure 10. I/O Cell for ispMACH 4A Devices with 2:1 Macrocell-I/O Cell Ratio**



17466G-018

**Figure 11. I/O Cell for ispMACH 4A Devices with 1:1 Macrocell-I/O Cell Ratio**

The I/O cell (Figure 10) contains a flip-flop, which provides the capability for storing the input in a D-type register or latch. The clock can be any of the PAL block clocks. Both the direct and registered versions of the input are sent to the input switch matrix. This allows for such functions as “time-domain-multiplexed” data comparison, where the first data value is stored, and then the second data value is put on the I/O pin and compared with the previous stored value.


Note that the flip-flop used in the ispMACH 4A I/O cell is independent of the flip-flops in the macrocells. It powers up to a logic low.

### **Zero-Hold-Time Input Register**

The ispMACH 4A devices have a zero-hold-time (ZHT) fuse which controls the time delay associated with loading data into all I/O cell registers and latches. When programmed, the ZHT fuse increases the data path setup delays to input storage elements, matching equivalent delays in the clock path. When the fuse is erased, the setup time to the input storage element is minimized. This feature facilitates doing worst-case designs for which data is loaded from sources which have low (or zero) minimum output propagation delays from clock edges.


## Input Switch Matrix

The input switch matrix (Figures 12 and 13) optimizes routing of inputs to the central switch matrix. Without the input switch matrix, each input and feedback signal has only one way to enter the central switch matrix. The input switch matrix provides additional ways for these signals to enter the central switch matrix.



17466G-002

**Figure 12. ispMACH 4A with 2:1 Macrocell-I/O Cell Ratio - Input Switch Matrix**




17466G-003

**Figure 13. ispMACH 4A with 1:1 Macrocell-I/O Cell Ratio - Input Switch Matrix**

## ispMACH 4A TIMING MODEL

The primary focus of the ispMACH 4A timing model is to accurately represent the timing in a ispMACH 4A device, and at the same time, be easy to understand. This model accurately describes all combinatorial and registered paths through the device, making a distinction between internal feedback and external feedback. A signal uses internal feedback when it is fed back into the switch matrix or block without having to go through the output buffer. The input register specifications are also reported as internal feedback. When a signal is fed back into the switch matrix after having gone through the output buffer, it is using external feedback.

The parameter,  $t_{BUF}$ , is defined as the time it takes to go from feedback through the output buffer to the I/O pad. If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is followed by an “i”. By adding  $t_{BUF}$  to this internal parameter, the external parameter is derived. For example,  $t_{PD} = t_{PDI} + t_{BUF}$ . A diagram representing the modularized ispMACH 4A timing model is shown in Figure 15. Refer to the application note entitled *MACH 4 Timing and High Speed Design* for a more detailed discussion about the timing parameters.



17466G-025


**Figure 15. ispMACH 4A Timing Model**

## SPEEDLOCKING FOR GUARANTEED FIXED TIMING


The ispMACH 4A architecture allows allocation of up to 20 product terms to an individual macrocell with the assistance of an XOR gate without incurring additional timing delays.

The design of the switch matrix and PAL blocks guarantee a fixed pin-to-pin delay that is independent of the logic required by the design. Other competitive CPLDs incur serious timing delays as product terms expand beyond their typical 4 or 5 product term limits. Speed and SpeedLocking combine to give designs easy access to the performance required in today's designs.

## BLOCK DIAGRAM – M4A3-384/160, M4A3-384/192




## BLOCK DIAGRAM - M4A3-512/160, M4A3-512/192, M4A3-512/256



17466G-068

## 44-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-32/32 AND M4A(3,5)-64/32)


### Top View



## **48-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-32/32 AND M4A(3,5)-64/32)**

## Top View

## **48-Pin TQFP (1.4mm Thickness)**



17466G-028

## PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I/O = Input/Output

$V_{CC}$  = Supply Voltage

NC = No Connect

TDI = Test Data In

TCK = Test Clock

TMS = Test Mode Select

## 100-BALL caBGA CONNECTION DIAGRAM (M4A3-128/64)

### Bottom View

100-Ball caBGA

|   | 10          | 9           | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1           |   |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|---|
| A | GND         | I/O63<br>H7 | I/O60<br>H4 | I/O57<br>H1 | GND         | GND         | I/O1<br>A1  | I/O4<br>A4  | I/O7<br>A7  | GND         | A |
| B | TRST        | GND         | I/O61<br>H5 | I5          | VCC         | I/O0<br>A0  | I/O6<br>A6  | GND         | TDI         | I/O15<br>B7 | B |
| C | I/O53<br>G5 | TDO         | I/O62<br>H6 | I/O58<br>H2 | I/O56<br>H0 | I/O2<br>A2  | GND         | I/O14<br>B6 | I/O13<br>B5 | I/O12<br>B4 | C |
| D | I/O50<br>G2 | I/O55<br>G7 | GND         | I/O59<br>H3 | I/O3<br>A3  | I/O5<br>A5  | I/O11<br>B3 | I/O10<br>B2 | CLK0/I0     | I/O9<br>B1  | D |
| E | CLK3/I4     | I/O49<br>G1 | I/O51<br>G3 | I/O54<br>G6 | VCC         | I/O16<br>C0 | I/O20<br>C4 | I/O8<br>B0  | VCC         | GND         | E |
| F | GND         | VCC         | I/O40<br>F0 | I/O52<br>G4 | I/O48<br>G0 | VCC         | I/O22<br>C6 | I/O19<br>C3 | I/O17<br>C1 | CLK1/I1     | F |
| G | I/O41<br>F1 | CLK2/I3     | I/O42<br>F2 | I/O43<br>F3 | I/O37<br>E5 | I/O35<br>E3 | I/O27<br>D3 | GND         | I/O23<br>C7 | I/O18<br>C2 | G |
| H | I/O44<br>F4 | I/O45<br>F5 | I/O46<br>F6 | GND         | I/O34<br>E2 | I/O24<br>D0 | I/O26<br>D2 | I/O30<br>D6 | TCK         | I/O21<br>C5 | H |
| J | I/O47<br>F7 | ENABLE      | GND         | I/O38<br>E6 | I/O32<br>E0 | VCC         | I2          | I/O29<br>D5 | GND         | TMS         | J |
| K | GND         | I/O39<br>E7 | I/O36<br>E4 | I/O33<br>E1 | GND         | GND         | I/O25<br>D1 | I/O28<br>D4 | I/O31<br>D7 | GND         | K |

10      9      8      7      6      5      4      3      2      1

### PIN DESIGNATIONS

|        |                    |
|--------|--------------------|
| CLK    | = Clock            |
| GND    | = Ground           |
| I      | = Input            |
| I/O    | = Input/Output     |
| N/C    | = No Connect       |
| VCC    | = Supply Voltage   |
| TDI    | = Test Data In     |
| TCK    | = Test Clock       |
| TMS    | = Test Mode Select |
| TDO    | = Test Data Out    |
| TRST   | = Test Reset       |
| ENABLE | = Program          |



17466G-100cabga

## 144-BALL FPBGA CONNECTION DIAGRAM (M4A3-192/96)

### Bottom View

144-Ball fpBGA

|   | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1           |   |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|---|
| A | GND         | I/O72<br>L7 | I/O76<br>L3 | I13         | GBCLK3      | I0          | I/O82<br>A2 | I/O86<br>A6 | I/O88<br>B0 | I/O93<br>B5 | I/O95<br>B7 | GND         | A |
| B | GND         | I/O73<br>L6 | I/O77<br>L2 | I/O79<br>L0 | VCC         | I1          | I/O83<br>A3 | I/O87<br>A7 | I/O90<br>B2 | I/O94<br>B6 | I/O0<br>D7  | TDI         | B |
| C | GND         | TDO         | I/O74<br>L5 | I14         | GND         | I/O80<br>A0 | I/O84<br>A4 | GND         | I/O92<br>B4 | I/O1<br>D6  | I/O4<br>D3  | I/O3<br>D4  | C |
| D | I/O67<br>K4 | I/O69<br>K2 | I/O71<br>K0 | I/O75<br>L4 | GBCLK0      | I/O81<br>A1 | VCC         | I/O91<br>B3 | I/O2<br>D5  | I2          | I/O6<br>D1  | I/O7<br>D0  | D |
| E | I12         | I/O64<br>K7 | I/O66<br>K5 | I/O70<br>K1 | I/O78<br>L1 | I/O85<br>A5 | I/O89<br>B1 | I/O5<br>D2  | I/O8<br>C7  | I4          | GND         | VCC         | E |
| F | I10         | I11         | GND         | I/O65<br>K6 | I/O68<br>K3 | I15         | I3          | GND         | I/O12<br>C3 | I/O11<br>C4 | I/O10<br>C5 | I/O9<br>C6  | F |
| G | I/O60<br>J3 | I/O61<br>J2 | I/O62<br>J1 | I/O63<br>J0 | VCC         | GND         | I7          | I/O20<br>E3 | I/O17<br>E6 | I/O15<br>C0 | I/O14<br>C1 | I/O13<br>C2 | G |
| H | I/O56<br>J7 | I/O57<br>J6 | I/O58<br>J5 | I/O59<br>J4 | I/O53<br>I2 | I/O41<br>H1 | I/O37<br>G5 | I/O30<br>F1 | I/O22<br>E1 | I/O18<br>E5 | I/O16<br>E7 | VCC         | H |
| J | I/O55<br>I0 | I/O54<br>I1 | VCC         | I/O50<br>I5 | I/O43<br>H3 | VCC         | I/O33<br>G1 | GBCLK2      | I/O27<br>F4 | I/O23<br>E0 | I/O21<br>E2 | I/O19<br>E4 | J |
| K | I/O51<br>I4 | I/O52<br>I3 | I/O49<br>I6 | I/O44<br>H4 | GND         | I/O36<br>G4 | I/O32<br>G0 | VCC         | I6          | I/O26<br>F5 | TCK         | TMS         | K |
| L | GND         | I/O48<br>I7 | I/O46<br>H6 | I/O42<br>H2 | I/O39<br>G7 | I/O35<br>G3 | I9          | GND         | I/O31<br>F0 | I/O29<br>F2 | I/O25<br>F6 | GND         | L |
| M | GND         | I/O47<br>H7 | I/O45<br>H5 | I/O40<br>H0 | I/O38<br>G6 | I/O34<br>G2 | I8          | GBCLK1      | I5          | I/O28<br>F3 | I/O24<br>F7 | GND         | M |

### PIN DESIGNATIONS


CLK = Clock  
 GND = Ground  
 I = Input  
 I/O = Input/Output  
 N/C = No Connect  
 VCC = Supply Voltage  
 TDI = Test Data In  
 TCK = Test Clock  
 TMS = Test Mode Select  
 TDO = Test Data Out



## 208-PIN PQFP CONNECTION DIAGRAM (M4A3-384/160 AND M4A3-512/160)

### Top View

208-Pin PQFP



17466Ga-044

## 256-BALL fpBGA CONNECTION DIAGRAM (M4A3-256/128)

### Bottom View

256-Ball fpBGA

|   | 16        | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1                   |   |
|---|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|----------|----------|----------|----------|----------|----------|----------|---------------------|---|
| A | TRST      | I/O117 O5 | I/O116 O4 | I/O113 O1 | I/O126 P6 | I/O124 P4 | I12       | NC        | NC       | NC       | CLK0     | I/O1 A1  | I/O5 A5  | I/O7 A7  | I/O10 B2 | I/O12 B4 <th>A</th> | A |
| B | I/O110 N6 | I/O111 N7 | I/O118 O6 | I/O115 O3 | I/O127 P7 | I/O125 P5 | I/O120 P0 | NC        | NC       | NC       | I1       | I/O2 A2  | I/O8 B0  | I/O11 B3 | I/O13 B5 | NC                  | B |
| C | I/O108 N4 | I/O109 N5 | NC        | I/O119 O7 | I/O114 O2 | I/O122 P2 | I/O123 P3 | NC        | NC       | I0       | I/O4 A4  | I/O6 A6  | I/O15 B7 | I/O14 B6 | TDI      | I/O23 C7            | C |
| D | NC        | I/O104 N0 | TDO       | GND       | GND       | VCC       | GND       | VCC       | GND      | GND      | VCC      | GND      | VCC      | I/O9 B1  | I/O22 C6 | I/O21 C5            | D |
| E | I/O102 M6 | NC        | I/O107 N3 | VCC       | I/O105 N1 | I/O106 N2 | I13       | CLK3      | NC       | NC       | I/O0 A0  | NC       | GND      | I/O20 C4 | I/O19 C3 | I/O31 D7            | E |
| F | I/O98 M2  | I/O103 M7 | I/O101 M5 | GND       | I/O100 M4 | I/O99 M3  | I/O112 O0 | I/O121 P1 | NC       | NC       | I/O3 A3  | I/O18 C2 | VCC      | I/O16 C0 | I/O30 D6 | I/O29 D5            | F |
| G | NC        | I/O96 M0  | I11       | VCC       | NC        | I/O97 M1  | VCC       | GND       | VCC      | I/O17 C1 | I/O28 D4 | GND      | I/O26 D2 | I/O25 D1 | I2       | G                   |   |
| H | I/O88 L0  | I10       | I9        | GND       | I/O89 L1  | I/O90 L2  | GND       | VCC       | VCC      | GND      | I/O27 D3 | I/O24 D0 | VCC      | NC       | NC       | NC                  | H |
| J | I/O91 L3  | I/O92 L4  | I/O93 L5  | GND       | I/O95 L7  | I/O94 L6  | GND       | VCC       | VCC      | GND      | I3       | NC       | GND      | NC       | NC       | NC                  | J |
| K | NC        | NC        | NC        | VCC       | NC        | NC        | VCC       | GND       | GND      | VCC      | NC       | NC       | VCC      | I4       | NC       | I/O32 E0            | K |
| L | NC        | NC        | I/O80 K0  | GND       | I/O83 K3  | NC        | NC        | NC        | I/O59 H3 | I/O61 H5 | NC       | NC       | GND      | I/O35 E3 | I/O36 E4 | I/O33 E1            | L |
| M | I/O81 K1  | I/O82 K2  | I/O84 K4  | GND       | I/O67 I3  | I/O65 I1  | NC        | NC        | I/O58 H2 | I/O48 G0 | I/O51 G3 | NC       | VCC      | I/O44 F4 | I/O39 E7 | I/O34 E2            | M |
| N | I/O85 K5  | I/O86 K6  | ENABLE    | VCC       | GND       | VCC       | GND       | VCC       | GND      | GND      | VCC      | GND      | GND      | TCK      | I/O40 F0 | I/O37 E5            | N |
| P | I/O87 K7  | I/O77 J5  | I/O78 J6  | I/O79 J7  | I/O68 I4  | I/O66 I2  | NC        | NC        | NC       | I6       | I/O63 H7 | I/O52 G4 | I/O55 G7 | TMS      | I/O41 F1 | I/O38 E6            | P |
| R | I/O76 J4  | I/O75 J3  | I/O72 J0  | I/O71 I7  | I/O64 I0  | I7        | NC        | NC        | NC       | I/O56 H0 | I/O60 H4 | I/O49 G1 | I/O53 G5 | I/O47 F7 | I/O43 F3 | I/O42 F2            | R |
| T | I/O74 J2  | I/O73 J1  | I/O70 I6  | I/O69 I5  | I8        | CLK2      | NC        | NC        | CLK1     | I5       | I/O57 H1 | I/O62 H6 | I/O50 G2 | I/O54 G6 | I/O46 F6 | I/O45 F5            | T |
|   | 16        | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1                   |   |

### PIN DESIGNATIONS

CLK = Clock  
 GND = Ground  
 I = Input  
 I/O = Input/Output  
 N/C = No Connect  
 VCC = Supply Voltage  
 TDI = Test Data In  
 TCK = Test Clock  
 TMS = Test Mode Select  
 TDO = Test Data Out  
 TRST = Test Reset  
 ENABLE = Program



m4a3.256.128\_256bga

## 256-BALL fpBGA CONNECTION DIAGRAM (M4A3-512/192)

### Bottom View


256-Ball fpBGA

|   | 16            | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7           | 6           | 5           | 4           | 3           | 2           | 1           |   |
|---|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|---|
| A | I/O159<br>KX7 | I/O181<br>OX5 | I/O180<br>OX4 | I/O177<br>OX1 | I/O174<br>NX6 | I/O172<br>NX4 | I/O191<br>PX7 | I/O186<br>PX2 | I/O1<br>A1    | I/O3<br>A3  | CLK0        | I/O17<br>C1 | I/O21<br>C5 | I/O23<br>C7 | I/O10<br>B2 | I/O12<br>B4 | A |
| B | I/O157<br>KX5 | I/O158<br>KX6 | I/O182<br>OX6 | I/O179<br>OX3 | I/O175<br>NX7 | I/O173<br>NX5 | I/O168<br>NX0 | I/O187<br>PX3 | I/O0<br>A0    | I/O5<br>A5  | I/O7<br>A7  | I/O18<br>C2 | I/O8<br>B0  | I/O11<br>B3 | I/O13<br>B5 | N/C         | B |
| C | I/O155<br>KX3 | I/O156<br>KX4 | N/C           | I/O183<br>OX7 | I/O178<br>OX2 | I/O170<br>NX2 | I/O171<br>NX3 | I/O189<br>PX5 | I/O184<br>PX0 | I/O6<br>A6  | I/O20<br>C4 | I/O22<br>C6 | I/O15<br>B7 | I/O14<br>B6 | TDI         | I/O39<br>F7 | C |
| D | I/O150<br>JX6 | I/O151<br>JX7 | TDO           | GND           | GND           | VCC           | GND           | VCC           | GND           | GND         | VCC         | GND         | VCC         | I/O9<br>B1  | I/O38<br>F6 | I/O37<br>F5 | D |
| E | I/O148<br>JX4 | N/C           | I/O154<br>KX2 | VCC           | I/O152<br>KX0 | I/O153<br>KX1 | I/O190<br>PX6 | CLK3          | I/O188<br>PX4 | I/O2<br>A2  | I/O16<br>C0 | N/C         | GND         | I/O36<br>F4 | I/O35<br>F3 | I/O47<br>G7 | E |
| F | I/O144<br>JX0 | I/O149<br>JX5 | I/O147<br>JX3 | GND           | I/O146<br>JX2 | I/O145<br>JX1 | I/O176<br>OX0 | I/O169<br>NX1 | I/O185<br>PX1 | I/O4<br>A4  | I/O19<br>C3 | I/O34<br>F2 | VCC         | I/O32<br>F0 | I/O46<br>G6 | I/O45<br>G5 | F |
| G | I/O163<br>LX3 | I/O166<br>LX6 | I/O165<br>LX5 | VCC           | I/O164<br>LX4 | I/O167<br>LX7 | VCC           | GND           | GND           | VCC         | I/O33<br>F1 | I/O44<br>G4 | GND         | I/O42<br>G2 | I/O41<br>G1 | I/O31<br>E7 | G |
| H | I/O160<br>LX0 | I/O162<br>LX2 | I/O161<br>LX1 | GND           | I/O120<br>EX0 | I/O121<br>EX1 | GND           | VCC           | VCC           | GND         | I/O43<br>G3 | I/O40<br>G0 | VCC         | I/O28<br>E4 | I/O27<br>E3 | I/O26<br>E2 | H |
| J | I/O122<br>EX2 | I/O123<br>EX3 | I/O124<br>EX4 | GND           | I/O126<br>EX6 | I/O125<br>EX5 | GND           | VCC           | VCC           | GND         | I/O30<br>E6 | I/O29<br>E5 | GND         | I/O65<br>L1 | I/O64<br>L0 | I/O66<br>L2 | J |
| K | I/O127<br>EX7 | I/O136<br>GX0 | I/O137<br>GX1 | VCC           | I/O139<br>GX3 | I/O138<br>GX2 | VCC           | GND           | GND           | VCC         | I/O25<br>E1 | I/O24<br>E0 | VCC         | I/O71<br>L7 | I/O70<br>L6 | I/O48<br>J0 | K |
| L | I/O140<br>GX4 | I/O141<br>GX5 | I/O143<br>GX7 | GND           | I/O130<br>FX2 | I/O142<br>GX6 | I/O98<br>AX2  | I/O91<br>P3   | I/O75<br>N3   | I/O77<br>N5 | I/O68<br>L4 | I/O67<br>L3 | GND         | I/O51<br>J3 | I/O52<br>J4 | I/O49<br>J1 | L |
| M | I/O128<br>FX0 | I/O129<br>FX1 | I/O131<br>FX3 | GND           | I/O115<br>CX3 | I/O113<br>CX1 | I/O100<br>AX4 | I/O90<br>P2   | I/O74<br>N2   | I/O80<br>O0 | I/O83<br>O3 | I/O69<br>L5 | VCC         | I/O60<br>K4 | I/O55<br>J7 | I/O50<br>J2 | M |
| N | I/O132<br>FX4 | I/O133<br>FX5 | I/O135<br>FX7 | VCC           | GND           | VCC           | GND           | VCC           | GND           | VCC         | GND         | GND         | TCK         | I/O56<br>K0 | I/O53<br>J5 | N           |   |
| P | I/O134<br>FX6 | I/O109<br>BX5 | I/O110<br>BX6 | I/O111<br>BX7 | I/O116<br>CX4 | I/O114<br>CX2 | I/O101<br>AX5 | I/O89<br>P1   | I/O93<br>P5   | I/O94<br>P6 | I/O79<br>N7 | I/O84<br>O4 | I/O87<br>O7 | TMS         | I/O57<br>K1 | I/O54<br>J6 | P |
| R | I/O108<br>BX4 | I/O107<br>BX3 | I/O104<br>BX0 | I/O119<br>CX7 | I/O112<br>CX0 | I/O102<br>AX6 | I/O99<br>AX3  | I/O96<br>AX0  | I/O92<br>P4   | I/O72<br>N0 | I/O76<br>N4 | I/O81<br>O1 | I/O85<br>O5 | I/O63<br>K7 | I/O59<br>K3 | I/O58<br>K2 | R |
| T | I/O106<br>BX2 | I/O105<br>BX1 | I/O118<br>CX6 | I/O117<br>CX5 | I/O103<br>AX7 | CLK2          | I/O97<br>AX1  | I/O88<br>P0   | CLK1          | I/O95<br>P7 | I/O73<br>N1 | I/O78<br>N6 | I/O82<br>O2 | I/O86<br>O6 | I/O62<br>K6 | I/O61<br>K5 | T |

16    15    14    13    12    11    10    9    8    7    6    5    4    3    2    1

#### PIN DESIGNATIONS

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- N/C = No Connect
- VCC = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out



## ispMACH 4A PRODUCT ORDERING INFORMATION

### ispMACH 4A Devices Commercial and Industrial - 3.3V and 5V

Lattice programmable logic products are available with several ordering options. The order number (Valid Combination) is formed by a combination of:

| M4A3-   | 256 / 128            | -7 | Y | C | T <sub>48</sub> | = 48-pin TQFP for<br>M4A3-32/32 or M4A3-64/32<br>M4A5-32/32 or M4A5-64/32 |
|---|----------------------|----|---|---|-----------------|---|
| <b>FAMILY TYPE</b>  |                      |    |   |   |                 | <b>OPERATING CONDITIONS</b>   |
| M4A3- = ispMACH 4A Family Low Voltage Advanced Feature (3.3-V V <sub>CC</sub> ) |                      |    |   |   |                 | C = Commercial (0°C to +70°C)   |
| M4A5- = ispMACH 4A Family Advanced Feature (5-V V <sub>CC</sub> )               |                      |    |   |   |                 | I = Industrial (-40°C to +85°C)   |
| <b>MACROCELL DENSITY</b>  |                      |    |   |   |                 | <b>PACKAGE TYPE</b>   |
| 32 = 32 Macrocells  | 192 = 192 Macrocells |    |   |   |                 | SA = Ball Grid Array (BGA)  |
| 64 = 64 Macrocells  | 256 = 256 Macrocells |    |   |   |                 | J = Plastic Leaded Chip Carrier (PLCC)                                    |
| 96 = 96 Macrocells  | 384 = 384 Macrocells |    |   |   |                 | JN = Lead-free Plastic Leaded Chip Carrier (PLCC)                         |
| 128 = 128 Macrocells  | 512 = 512 Macrocells |    |   |   |                 | V = Thin Quad Flat Pack (TQFP)  |
| <b>I/Os</b>   |                      |    |   |   |                 | VN = Lead-free Thin Quad Flat Pack (TQFP)                                 |
| /32 = 32 I/Os in 44-pin PLCC, 44-pin TQFP or 48-pin TQFP                        |                      |    |   |   |                 | Y = Plastic Quad Flat Pack (PQFP)   |
| /48 = 48 I/Os in 100-pin TQFP   |                      |    |   |   |                 | YN = Lead-free Plastic Quad Flat Pack (PQFP)                              |
| /64 = 64 I/Os in 100-pin TQFP, 100-pin PQFP, or 100-ball caBGA                  |                      |    |   |   |                 | FA = Fine-pitch Ball Grid Array (fpBGA)                                   |
| /96 = 96 I/Os in 144-pin TQFP or 144-ball fpBGA                                 |                      |    |   |   |                 | FAN = Lead-free Fine-pitch Ball Grid Array (fpBGA)                        |
| /128 = 128 I/Os in 208-pin PQFP, 256-ball BGA or 256-ball fpBGA                 |                      |    |   |   |                 | CA = Chip-array Ball Grid Array (caBGA)                                   |
| /160 = 160 I/Os in 208-pin PQFP   |                      |    |   |   |                 |   |
| /192 = 192 I/Os in 256-ball BGA or 256-ball fpBGA                               |                      |    |   |   |                 |   |
| /256 = 256 I/Os in 388-ball fpBGA   |                      |    |   |   |                 |   |
| <b>SPEED</b>  |                      |    |   |   |                 |   |
|   |                      |    |   |   |                 | -5 = 5.0 ns t <sub>PD</sub>   |
|   |                      |    |   |   |                 | -55 = 5.5 ns t <sub>PD</sub>  |
|   |                      |    |   |   |                 | -6 = 6.0 ns t <sub>PD</sub>   |
|   |                      |    |   |   |                 | -65 = 6.5 ns t <sub>PD</sub>  |
|   |                      |    |   |   |                 | -7 = 7.5 ns t <sub>PD</sub>   |
|   |                      |    |   |   |                 | -10 = 10 ns t <sub>PD</sub>   |
|   |                      |    |   |   |                 | -12 = 12 ns t <sub>PD</sub>   |
|   |                      |    |   |   |                 | -14 = 14 ns t <sub>PD</sub>   |

\*Package obsolete, contact factory.

### Conventional Packaging

| 3.3V Commercial Combinations |                                 |              |
|------------------------------|---------------------------------|--------------|
| M4A3-32/32                   | -5, -7, -10                     | JC, VC, VC48 |
| M4A3-64/32                   |                                 | JC, VC, VC48 |
| M4A3-64/64                   |                                 | VC           |
| M4A3-96/48                   |                                 | VC           |
| M4A3-128/64                  |                                 | YC, VC, CAC  |
| M4A3-192/96                  | -6, -7, -10                     | VC, FAC      |
| M4A3-256/128                 | -55, -65 <sup>1</sup> , -7, -10 | YC, FAC, SAC |
| M4A3-256/160                 |                                 | YC           |
| M4A3-256/192                 | -7, -10                         | FAC          |
| M4A3-384/160                 |                                 | YC           |
| M4A3-384/192                 | -65, -10, -12                   | SAC, FAC     |
| M4A3-512/160                 |                                 | YC           |
| M4A3-512/192                 | -7, -10, -12                    | FAC          |
| M4A3-512/256                 |                                 | FAC          |

| 3.3V Industrial Combinations |               |              |
|------------------------------|---------------|--------------|
| M4A3-32/32                   |               | JI, VI, VI48 |
| M4A3-64/32                   |               | JI, VI, VI48 |
| M4A3-64/64                   |               | VI           |
| M4A3-96/48                   |               | VI           |
| M4A3-128/64                  |               | YI, VI, CAI  |
| M4A3-192/96                  |               | VI, FAI      |
| M4A3-256/128                 |               | YI, FAI, SAI |
| M4A3-256/160                 |               | YI           |
| M4A3-256/192                 | -10, -12      | FAI          |
| M4A3-384/160                 |               | YI           |
| M4A3-384/192                 |               | FAI          |
| M4A3-512/160                 |               | YI           |
| M4A3-512/192                 | -10, -12, -14 | FAI          |
| M4A3-512/256                 |               | FAI          |

1. Use 5.5ns for new designs.

| 5V Commercial Combinations |              |              |
|----------------------------|--------------|--------------|
| M4A5-32/32                 | -5, -7, -10, | JC, VC, VC48 |
| M4A5-64/32                 |              | JC, VC, VC48 |
| M4A5-96/48                 | -55, -7, -10 | VC           |
| M4A5-128/64                |              | YC, VC       |
| M4A5-192/96                | -6, -7, -10  | VC           |
| M4A5-256/128               | -65, -7, -10 | YC           |

| 5V Industrial Combinations |              |              |
|----------------------------|--------------|--------------|
| M4A5-32/32                 | -7, -10, -12 | JI, VI, VI48 |
| M4A5-64/32                 |              | JI, VI, VI48 |
| M4A5-96/48                 | -7, -10, -12 | VI           |
| M4A5-128/64                |              | YI, VI       |
| M4A5-192/96                | -7, -10, -12 | VI           |
| M4A5-256/128               | -10, -12     | YI           |

## Lead-free Packaging

| 3.3V Commercial Combinations |               |                 |
|------------------------------|---------------|-----------------|
| M4A3-32/32                   | -5, -7, -10   | VNC, VNC48, JNC |
| M4A3-64/32                   |               | VNC, VNC48, JNC |
| M4A3-64/64                   | -55, -7, -10  | VNC             |
| M4A3-128/64                  |               | VNC             |
| M4A3-192/96                  | -6, -7, -10   | VNC             |
| M4A3-256/128                 | -55, -7, -10  | FANC, YNC       |
| M4A3-256/160                 |               | YNC             |
| M4A3-256/192                 | -7, -10       | FANC            |
| M4A3-384/192                 | -65, -10, -12 | FANC            |
| M4A3-512/192                 | -7, -10, -12  | FANC            |

| 3.3V Industrial Combinations |               |                 |
|------------------------------|---------------|-----------------|
| M4A3-32/32                   |               | VNI, VNI48, JNI |
| M4A3-64/32                   | -7, -10, -12  | VNI, VNI48, JNI |
| M4A3-64/64                   |               | VNI             |
| M4A3-128/64                  |               | VNI             |
| M4A3-192/96                  |               | VNI             |
| M4A3-256/128                 | -10, -12      | FANI, YNI       |
| M4A3-256/160                 |               | YNI             |
| M4A3-256/192                 |               | FANI            |
| M4A3-384/192                 | -10, -12, -14 | FANI            |
| M4A3-512/192                 |               | FANI            |

| 5V Commercial Combinations |              |                 |
|----------------------------|--------------|-----------------|
| M4A5-32/32                 | -5, -7, -10  | VNC, VNC48, JNC |
| M4A5-64/32                 |              | VNC, VNC48, JNC |
| M4A5-96/48                 | -55, -7, -10 | VNC             |
| M4A5-128/64                |              | VNC, YNC        |
| M4A5-192/96                | -6, -7, -10  | VNC             |
| M4A5-256/128               | -65, -7, -10 | YNC             |

| 5V Industrial Combinations |              |                 |
|----------------------------|--------------|-----------------|
| M4A5-32/32                 |              | VNI, VNI48, JNI |
| M4A5-64/32                 | -7, -10, -12 | VNI, VNI48, JNI |
| M4A5-96/48                 |              | VNI             |
| M4A5-128/64                |              | VNI, YNI        |
| M4A5-192/96                |              | VNI             |
| M4A5-256/128               |              | YNI             |

Most ispMACH devices are dual-marked with both Commercial and Industrial grades. The Industrial speed grade is slower, i.e., M4A3-256/128-7YC-10YI

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.