



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## Applications of Embedded - CPLDs

### Details

|                                 |                                                                                                                                                                           |
|---------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                                  |
| Programmable Type               | In System Programmable                                                                                                                                                    |
| Delay Time tpd(1) Max           | 5.5 ns                                                                                                                                                                    |
| Voltage Supply - Internal       | 3V ~ 3.6V                                                                                                                                                                 |
| Number of Logic Elements/Blocks | -                                                                                                                                                                         |
| Number of Macrocells            | 256                                                                                                                                                                       |
| Number of Gates                 | -                                                                                                                                                                         |
| Number of I/O                   | 128                                                                                                                                                                       |
| Operating Temperature           | 0°C ~ 70°C (TA)                                                                                                                                                           |
| Mounting Type                   | Surface Mount                                                                                                                                                             |
| Package / Case                  | 256-LBGA                                                                                                                                                                  |
| Supplier Device Package         | 256-SBGA (27x27)                                                                                                                                                          |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/m4a3-256-128-55sac">https://www.e-xfl.com/product-detail/lattice-semiconductor/m4a3-256-128-55sac</a> |

The ispMACH 4A family offers 20 density-I/O combinations in Thin Quad Flat Pack (TQFP), Plastic Quad Flat Pack (PQFP), Plastic Leaded Chip Carrier (PLCC), Ball Grid Array (BGA), fine-pitch BGA (fpBGA), and chip-array BGA (caBGA) packages ranging from 44 to 388 pins (Table 3). It also offers I/O safety features for mixed-voltage designs so that the 3.3-V devices can accept 5-V inputs, and 5-V devices do not overdrive 3.3-V inputs. Additional features include Bus-Friendly inputs and I/Os, a programmable power-down mode for extra power savings and individual output slew rate control for the highest speed transition or for the lowest noise transition.

**Table 3. ispMACH 4A Package and I/O Options (Number of I/Os and dedicated inputs in Table)**

| 3.3 V Devices  |         |         |         |          |          |             |          |          |
|----------------|---------|---------|---------|----------|----------|-------------|----------|----------|
| Package        | M4A3-32 | M4A3-64 | M4A3-96 | M4A3-128 | M4A3-192 | M4A3-256    | M4A3-384 | M4A3-512 |
| 44-pin PLCC    | 32+2    | 32+2    |         |          |          |             |          |          |
| 44-pin TQFP    | 32+2    | 32+2    |         |          |          |             |          |          |
| 48-pin TQFP    | 32+2    | 32+2    |         |          |          |             |          |          |
| 100-pin TQFP   |         | 64+6    | 48+8    | 64+6     |          |             |          |          |
| 100-pin PQFP   |         |         |         | 64+6     |          |             |          |          |
| 100-ball caBGA |         |         |         | 64+6     |          |             |          |          |
| 144-pin TQFP   |         |         |         |          | 96+16    |             |          |          |
| 144-ball fpBGA |         |         |         |          | 96+16    |             |          |          |
| 208-pin PQFP   |         |         |         |          |          | 128+14, 160 | 160      | 160      |
| 256-ball fpBGA |         |         |         |          |          | 128+14, 192 | 192      | 192      |
| 256-ball BGA   |         |         |         |          |          | 128+14      | 192      |          |
| 388-ball fpBGA |         |         |         |          |          |             |          | 256      |

| 5 V Devices  |         |         |         |          |          |          |
|--------------|---------|---------|---------|----------|----------|----------|
| Package      | M4A5-32 | M4A5-64 | M4A5-96 | M4A5-128 | M4A5-192 | M4A5-256 |
| 44-pin PLCC  | 32+2    | 32+2    |         |          |          |          |
| 44-pin TQFP  | 32+2    | 32+2    |         |          |          |          |
| 48-pin TQFP  | 32+2    | 32+2    |         |          |          |          |
| 100-pin TQFP |         |         | 48+8    | 64+6     |          |          |
| 100-pin PQFP |         |         |         | 64+6     |          |          |
| 144-pin TQFP |         |         |         |          | 96+16    |          |
| 208-pin PQFP |         |         |         |          |          | 128+14   |

## Product-Term Array

The product-term array consists of a number of product terms that form the basis of the logic being implemented. The inputs to the AND gates come from the central switch matrix (Table 5), and are provided in both true and complement forms for efficient logic implementation.

**Table 5. PAL Block Inputs**

| Device                        | Number of Inputs to PAL Block |
|-------------------------------|-------------------------------|
| M4A3-32/32 and M4A5-32/32     | 33                            |
| M4A3-64/32 and M4A5-64/32     | 33                            |
| M4A3-64/64                    | 33                            |
| M4A3-96/48 and M4A5-96/48     | 33                            |
| M4A3-128/64 and M4A5-128/64   | 33                            |
| M4A3-192/96 and M4A5-192/96   | 34                            |
| M4A3-256/128 and M4A5-256/128 | 34                            |
| M4A3-256/160 and M4A3-256/192 | 36                            |
| M4A3-384                      | 36                            |
| M4A3-512                      | 36                            |

## Logic Allocator

Within the logic allocator, product terms are allocated to macrocells in “product term clusters.” The availability and distribution of product term clusters are automatically considered by the software as it fits functions within a PAL block. The size of a product term cluster has been optimized to provide high utilization of product terms, making complex functions using many product terms possible. Yet when few product terms are used, there will be a minimal number of unused—or wasted—product terms left over. The product term clusters available to each macrocell within a PAL block are shown in Tables 6 and 7.

Each product term cluster is associated with a macrocell. The size of a cluster depends on the configuration of the associated macrocell. When the macrocell is used in synchronous mode (Figure 2a), the basic cluster has 4 product terms. When the associated macrocell is used in asynchronous mode (Figure 2b), the cluster has 2 product terms. Note that if the product term cluster is routed to a different macrocell, the allocator configuration is not determined by the mode of the macrocell actually being driven. The configuration is always set by the mode of the macrocell that the cluster will drive if not routed away, regardless of the actual routing.

In addition, there is an extra product term that can either join the basic cluster to give an extended cluster, or drive the second input of an exclusive-OR gate in the signal path. If included with the basic cluster, this provides for up to 20 product terms on a synchronous function that uses four extended 5-product-term clusters. A similar asynchronous function can have up to 18 product terms.


When the extra product term is used to extend the cluster, the value of the second XOR input can be programmed as a 0 or a 1, giving polarity control. The possible configurations of the logic allocator are shown in Figures 3 and 4.

**Table 6. Logic Allocator for All ispMACH 4A Devices (except M4A(3,5)-32/32)**

| Output Macrocell | Available Clusters                                                | Output Macrocell | Available Clusters                                                    |
|------------------|-------------------------------------------------------------------|------------------|-----------------------------------------------------------------------|
| M <sub>0</sub>   | C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub>                  | M <sub>8</sub>   | C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub>    |
| M <sub>1</sub>   | C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> | M <sub>9</sub>   | C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub>   |
| M <sub>2</sub>   | C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> | M <sub>10</sub>  | C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub> , C <sub>12</sub>  |
| M <sub>3</sub>   | C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> | M <sub>11</sub>  | C <sub>10</sub> , C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub> |
| M <sub>4</sub>   | C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> | M <sub>12</sub>  | C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub> |
| M <sub>5</sub>   | C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub> | M <sub>13</sub>  | C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub> , C <sub>15</sub> |
| M <sub>6</sub>   | C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> | M <sub>14</sub>  | C <sub>13</sub> , C <sub>14</sub> , C <sub>15</sub>                   |
| M <sub>7</sub>   | C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub> | M <sub>15</sub>  | C <sub>14</sub> , C <sub>15</sub>                                     |


**Table 7. Logic Allocator for M4A(3,5)-32/32**

| Output Macrocell | Available Clusters                                                | Output Macrocell | Available Clusters                                                    |
|------------------|-------------------------------------------------------------------|------------------|-----------------------------------------------------------------------|
| M <sub>0</sub>   | C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub>                  | M <sub>8</sub>   | C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub>                     |
| M <sub>1</sub>   | C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> | M <sub>9</sub>   | C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub>   |
| M <sub>2</sub>   | C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> | M <sub>10</sub>  | C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub> , C <sub>12</sub>  |
| M <sub>3</sub>   | C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> | M <sub>11</sub>  | C <sub>10</sub> , C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub> |
| M <sub>4</sub>   | C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> | M <sub>12</sub>  | C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub> |
| M <sub>5</sub>   | C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub> | M <sub>13</sub>  | C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub> , C <sub>15</sub> |
| M <sub>6</sub>   | C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub>                  | M <sub>14</sub>  | C <sub>13</sub> , C <sub>14</sub> , C <sub>15</sub>                   |
| M <sub>7</sub>   | C <sub>6</sub> , C <sub>7</sub>                                   | M <sub>15</sub>  | C <sub>14</sub> , C <sub>15</sub>                                     |



**a. Synchronous Mode**

17466G-005




**b. Asynchronous Mode**

17466G-006


**Figure 2. Logic Allocator: Configuration of Cluster “n” Set by Mode of Macrocell “n”**

## Macrocell

The macrocell consists of a storage element, routing resources, a clock multiplexer, and initialization control. The macrocell has two fundamental modes: synchronous and asynchronous (Figure 5). The mode chosen only affects clocking and initialization in the macrocell.



a. Synchronous mode



b. Asynchronous mode

17466G-010

Figure 5. Macrocell

In either mode, a combinatorial path can be used. For combinatorial logic, the synchronous mode will generally be used, since it provides more product terms in the allocator.

**Table 8. Register/Latch Operation**

| Configuration   | Input(s) | CLK/LE <sup>1</sup> | Q+             |
|-----------------|----------|---------------------|----------------|
| D-type Register | D=X      | 0, 1, ↓ (↑)         | Q              |
|                 | D=0      | ↑ (↓)               | 0              |
|                 | D=1      | ↑ (↓)               | 1              |
| T-type Register | T=X      | 0, 1, ↓ (↑)         | Q              |
|                 | T=0      | ↑ (↓)               | Q              |
|                 | T=1      | ↑ (↓)               | $\overline{Q}$ |
| D-type Latch    | D=X      | 1(0)                | Q              |
|                 | D=0      | 0(1)                | 0              |
|                 | D=1      | 0(1)                | 1              |


**Note:**

1. Polarity of CLK/LE can be programmed

Although the macrocell shows only one input to the register, the XOR gate in the logic allocator allows the D-, T-type register to emulate J-K, and S-R behavior. In this case, the available product terms are divided between J and K (or S and R). When configured as J-K, S-R, or T-type, the extra product term must be used on the XOR gate input for flip-flop emulation. In any register type, the polarity of the inputs can be programmed.


The clock input to the flip-flop can select any of the four PAL block clocks in synchronous mode, with the additional choice of either polarity of an individual product term clock in the asynchronous mode.

The initialization circuit depends on the mode. In synchronous mode (Figure 7), asynchronous reset and preset are provided, each driven by a product term common to the entire PAL block.



**a. Power-up reset**

17466G-012



**b. Power-up preset**

17466G-013

**Figure 7. Synchronous Mode Initialization Configurations**

## Output Switch Matrix

The output switch matrix allows macrocells to be connected to any of several I/O cells within a PAL block. This provides high flexibility in determining pinout and allows design changes to occur without effecting pinout.

In ispMACH 4A devices with 2:1 Macrocell-I/O cell ratio, each PAL block has twice as many macrocells as I/O cells. The ispMACH 4A output switch matrix allows for half of the macrocells to drive I/O cells within a PAL block, in combinations according to Figure 9. Each I/O cell can choose from eight macrocells; each macrocell has a choice of four I/O cells. The ispMACH 4A devices with 1:1 Macrocell-I/O cell ratio allow each macrocell to drive one of eight I/O cells (Figure 9).





Figure 9. ispMACH 4A Output Switch Matrix

Table 10. Output Switch Matrix Combinations for ispMACH 4A Devices with 2:1 Macrocell-I/O Cell Ratio


| Macrocell | Routeable to I/O Cells |
|-----------|------------------------|
| M0, M1    | I/O0, I/O5, I/O6, I/O7 |
| M2, M3    | I/O0, I/O1, I/O6, I/O7 |
| M4, M5    | I/O0, I/O1, I/O2, I/O7 |
| M6, M7    | I/O0, I/O1, I/O2, I/O3 |
| M8, M9    | I/O1, I/O2, I/O3, I/O4 |
| M10, M11  | I/O2, I/O3, I/O4, I/O5 |

## BLOCK DIAGRAM – M4A(3,5)-64/32



17466H-020

## BLOCK DIAGRAM – M4A3-64/64



17466H-020A

## ABSOLUTE MAXIMUM RATINGS

### M4A3

Storage Temperature. . . . . -65°C to +150°C  
 Ambient Temperature  
 with Power Applied. . . . . -55°C to +100°C  
 Device Junction Temperature. . . . . +130°C  
 Supply Voltage  
 with Respect to Ground. . . . . -0.5 V to +4.5 V  
 DC Input Voltage. . . . . -0.5 V to 6.0 V  
 Static Discharge Voltage. . . . . 2000 V  
 Latchup Current ( $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) . . . . . 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

## OPERATING RANGES

### Commercial (C) Devices

Ambient Temperature ( $T_A$ )  
 Operating in Free Air. . . . .  $0^\circ\text{C}$  to  $+70^\circ\text{C}$   
 Supply Voltage ( $V_{CC}$ )  
 with Respect to Ground. . . . . +3.0 V to +3.6 V

### Industrial (I) Devices

Ambient Temperature ( $T_A$ )  
 Operating in Free Air. . . . .  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$   
 Supply Voltage ( $V_{CC}$ )  
 with Respect to Ground. . . . . +3.0 V to +3.6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## 3.3-V DC CHARACTERISTICS OVER OPERATING RANGES

| Parameter Symbol | Parameter Description                 | Test Conditions                                                                             |                              | Min            | Typ | Max  | Unit          |
|------------------|---------------------------------------|---------------------------------------------------------------------------------------------|------------------------------|----------------|-----|------|---------------|
| $V_{OH}$         | Output HIGH Voltage                   | $V_{CC} = \text{Min}$<br>$V_{IN} = V_{IH}$ or $V_{IL}$                                      | $I_{OH} = -100\ \mu\text{A}$ | $V_{CC} - 0.2$ |     |      | V             |
|                  |                                       |                                                                                             | $I_{OH} = -3.2\ \text{mA}$   | 2.4            |     |      | V             |
| $V_{OL}$         | Output LOW Voltage                    | $V_{CC} = \text{Min}$<br>$V_{IN} = V_{IH}$ or $V_{IL}$<br>(Note 1)                          | $I_{OL} = 100\ \mu\text{A}$  |                |     | 0.2  | V             |
|                  |                                       |                                                                                             | $I_{OL} = 24\ \text{mA}$     |                |     | 0.5  | V             |
| $V_{IH}$         | Input HIGH Voltage                    | Guaranteed Input Logical HIGH Voltage for all Inputs                                        |                              | 2.0            |     | 5.5  | V             |
| $V_{IL}$         | Input LOW Voltage                     | Guaranteed Input Logical LOW Voltage for all Inputs                                         |                              | -0.3           |     | 0.8  | V             |
| $I_{IH}$         | Input HIGH Leakage Current            | $V_{IN} = 3.6\ \text{V}$ , $V_{CC} = \text{Max}$ (Note 2)                                   |                              |                |     | 5    | $\mu\text{A}$ |
| $I_{IL}$         | Input LOW Leakage Current             | $V_{IN} = 0\ \text{V}$ , $V_{CC} = \text{Max}$ (Note 2)                                     |                              |                |     | -5   | $\mu\text{A}$ |
| $I_{OZH}$        | Off-State Output Leakage Current HIGH | $V_{OUT} = 3.6\ \text{V}$ , $V_{CC} = \text{Max}$<br>$V_{IN} = V_{IH}$ or $V_{IL}$ (Note 2) |                              |                |     | 5    | $\mu\text{A}$ |
| $I_{OZL}$        | Off-State Output Leakage Current LOW  | $V_{OUT} = 0\ \text{V}$ , $V_{CC} = \text{Max}$<br>$V_{IN} = V_{IH}$ or $V_{IL}$ (Note 2)   |                              |                |     | -5   | $\mu\text{A}$ |
| $I_{SC}$         | Output Short-Circuit Current          | $V_{OUT} = 0.5\ \text{V}$ , $V_{CC} = \text{Max}$ (Note 3)                                  |                              | -15            |     | -160 | mA            |

### Notes:

1. Total  $I_{OL}$  for one PAL block should not exceed 64 mA.
2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

### Notes:

1. See "MACH Switching Test Circuit" document on the Literature Download page of the Lattice web site.
2. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.

## ispMACH 4A TIMING PARAMETERS OVER OPERATING RANGES<sup>1</sup>

|                   |                                                                                                                                                               | -5  |     | -55 |     | -6  |     | -65  |     | -7   |     | -10  |     | -12  |     | -14  |     | Unit |
|-------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|-----|-----|-----|------|-----|------|-----|------|-----|------|-----|------|-----|------|
|                   |                                                                                                                                                               | Min | Max | Min | Max | Min | Max | Min  | Max | Min  | Max | Min  | Max | Min  | Max | Min  | Max |      |
| Frequency:        |                                                                                                                                                               |     |     |     |     |     |     |      |     |      |     |      |     |      |     |      |     |      |
| f <sub>MAXS</sub> | External feedback, D-type, Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ) or 1/(t <sub>SS</sub> + t <sub>COS</sub> )                                         | 143 |     | 133 |     | 125 |     | 118  |     | 95.2 |     | 87.0 |     | 74.1 |     | 60.6 |     | MHz  |
|                   | External feedback, T-type, Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ) or 1/(t <sub>SST</sub> + t <sub>COS</sub> )                                        | 125 |     | 125 |     | 118 |     | 111  |     | 87.0 |     | 80.0 |     | 69.0 |     | 57.1 |     | MHz  |
|                   | Internal feedback (f <sub>CNT</sub> ), D-type, Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ) or 1/(t <sub>SS</sub> + t <sub>COSi</sub> )                    | 182 |     | 167 |     | 160 |     | 154  |     | 125  |     | 118  |     | 95.0 |     | 74.1 |     | MHz  |
|                   | Internal feedback (f <sub>CNT</sub> ), T-type, Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ) or 1/(t <sub>SST</sub> + t <sub>COSi</sub> )                   | 154 |     | 154 |     | 148 |     | 143  |     | 111  |     | 105  |     | 87.0 |     | 69.0 |     | MHz  |
|                   | No feedback <sup>2</sup> , Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ), 1/(t <sub>SS</sub> + t <sub>HS</sub> ) or 1/(t <sub>SST</sub> + t <sub>HS</sub> ) | 250 |     | 250 |     | 200 |     | 200  |     | 154  |     | 125  |     | 100  |     | 83.3 |     | MHz  |
| f <sub>MAXA</sub> | External feedback, D-type, Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ) or 1/(t <sub>SA</sub> + t <sub>COA</sub> )                                         | 111 |     | 111 |     | 108 |     | 100  |     | 83.3 |     | 66.7 |     | 55.6 |     | 43.5 |     | MHz  |
|                   | External feedback, T-type, Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ) or 1/(t <sub>SAT</sub> + t <sub>COA</sub> )                                        | 105 |     | 105 |     | 102 |     | 95.2 |     | 76.9 |     | 62.5 |     | 52.6 |     | 41.7 |     | MHz  |
|                   | Internal feedback (f <sub>CNTA</sub> ), D-type, Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ) or 1/(t <sub>SA</sub> + t <sub>COAi</sub> )                   | 133 |     | 133 |     | 125 |     | 125  |     | 105  |     | 83.3 |     | 66.7 |     | 50.0 |     | MHz  |
|                   | Internal feedback (f <sub>CNTA</sub> ), T-type, Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ) or 1/(t <sub>SAT</sub> + t <sub>COAi</sub> )                  | 125 |     | 125 |     | 125 |     | 118  |     | 95.2 |     | 76.9 |     | 62.5 |     | 47.6 |     | MHz  |
|                   | No feedback <sup>2</sup> , Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ), 1/(t <sub>SA</sub> + t <sub>HA</sub> ) or 1/(t <sub>SAT</sub> + t <sub>HA</sub> ) | 167 |     | 167 |     | 143 |     | 143  |     | 125  |     | 100  |     | 62.5 |     | 55.6 |     | MHz  |
| f <sub>MAXI</sub> | Maximum input register frequency, Min of 1/(t <sub>WIRH</sub> + t <sub>WIRL</sub> ) or 1/(t <sub>SIRS</sub> + t <sub>HIRS</sub> )                             | 167 |     | 167 |     | 143 |     | 143  |     | 125  |     | 100  |     | 83.3 |     | 83.3 |     | MHz  |

### Notes:

1. See "Switching Test Circuit" document on the Literature Download page of the Lattice web site.
2. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.

## CAPACITANCE<sup>1</sup>

| Parameter Symbol | Parameter Description | Test Conditions        |                           | Typ | Unit |
|------------------|-----------------------|------------------------|---------------------------|-----|------|
| $C_{IN}$         | Input capacitance     | $V_{IN}=2.0\text{ V}$  | 3.3 V or 5 V, 25°C, 1 MHz | 6   | pF   |
| $C_{I/O}$        | Output capacitance    | $V_{OUT}=2.0\text{ V}$ | 3.3 V or 5 V, 25°C, 1 MHz | 8   | pF   |

### Note:

1. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where this parameter may be affected.

## $I_{CC}$ vs. FREQUENCY

These curves represent the typical power consumption for a particular device at system frequency. The selected “typical” pattern is a 16-bit up-down counter. This pattern fills the device and exercises every macrocell. Maximum frequency shown uses internal feedback and a D-type register. Power/Speed are optimized to obtain the highest counter frequency and the lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to lowest power.




Figure 19. ispMACH 4A  $I_{CC}$  Curves at High Speed Mode





Figure 20. ispMACH 4A  $I_{CC}$  Curves at Low Power Mode

## 44-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-32/32 AND M4A(3,5)-64/32)

### Top View



### PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I/O = Input/Output

V<sub>CC</sub> = Supply Voltage

TDI = Test Data In


TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out

# 100-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-96/48)

## Top View



17466G-029

## PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I = Input

I/O = Input/Output

VCC = Supply Voltage

NC = No Connect

TDI = Test Data In


TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out

## 100-PIN TQFP CONNECTION DIAGRAM (M4A3-64/64 AND M4A(3,5)-128/64)

### Top View



### PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I = Input

I/O = Input/Output

V<sub>CC</sub> = Supply Voltage

TDI = Test Data In

TCK = Test Clock

TMS = Test Mode Select


TDO = Test Data Out

TRST = Test Reset

ENABLE = Program

# 144-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-192/96)

## Top View



## PIN DESIGNATIONS

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- V<sub>CC</sub> = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out

# 256-BALL BGA CONNECTION DIAGRAM (M4A3-256/128)

## Bottom View

### 256-Ball BGA

|   | 20           | 19           | 18           | 17           | 16                                                                                                                                                                                                                                                                                                                                                                                                                                                     | 15           | 14           | 13           | 12          | 11  | 10  | 9           | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1           |   |
|---|--------------|--------------|--------------|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|--------------|--------------|-------------|-----|-----|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|---|
| A | GND          | N/C          | GND          | I/O108<br>N4 | I/O105<br>N1                                                                                                                                                                                                                                                                                                                                                                                                                                           | GND          | I/O100<br>M4 | I/O96<br>M0  | GND         | GND | GND | GND         | I/O95<br>L0 | I/O91<br>L4 | GND         | I/O87<br>K0 | N/C         | GND         | GND         | GND         | A |
| B | GND          | I/O113<br>O6 | N/C          | I/O109<br>N5 | I/O106<br>N2                                                                                                                                                                                                                                                                                                                                                                                                                                           | I/O103<br>M7 | I/O102<br>M6 | I/O98<br>M2  | N/C         | I11 | N/C | N/C         | I/O93<br>L2 | I/O89<br>L6 | I/O88<br>L7 | I/O85<br>K2 | I/O83<br>K4 | I/O82<br>K5 | N/C         | GND         | B |
| C | I/O116<br>O3 | N/C          | VCC          | TRST         | I/O111<br>N7                                                                                                                                                                                                                                                                                                                                                                                                                                           | I/O107<br>N3 | I/O104<br>N0 | I/O101<br>M5 | I/O97<br>M1 | N/C | I10 | I/O94<br>L1 | I/O90<br>L5 | I/O86<br>K1 | I/O84<br>K3 | I/O80<br>K7 | ENABLE      | VCC         | I/O78<br>J6 | I/O74<br>J2 | C |
| D | I/O120<br>P7 | I/O117<br>O2 | I/O112<br>O7 | VCC          | VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                    | I/O110<br>N6 | VCC          | N/C          | I/O99<br>M3 | N/C | I9  | I/O92<br>L3 | N/C         | VCC         | I/O81<br>K6 | VCC         | VCC         | I/O79<br>J7 | I/O75<br>J3 | I/O71<br>I7 | D |
| E | I/O123<br>P4 | I/O119<br>O0 | I/O114<br>O5 | TDI          | <div><div>PIN DESIGNATIONS</div><div><div>CLK = Clock</div><div>GND = Ground</div><div>I = Input</div><div>I/O = Input/Output</div><div>N/C = No Connect</div><div>VCC = Supply Voltage</div><div>TDI = Test Data In</div><div>TCK = Test Clock</div><div>TMS = Test Mode Select</div><div>TDO = Test Data Out</div><div>TRST = Test Reset</div><div>ENABLE = Program</div></div><div><div>C7</div><div>I/O Cell</div><div>PAL Block</div></div></div> |              |              |              |             |     |     |             |             |             |             |             | TDO         | I/O77<br>J5 | I/O72<br>J0 | I/O68<br>I4 | E |
| F | GND          | I/O122<br>P5 | I/O118<br>O1 | I/O115<br>O4 |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |              |              |              |             |     |     |             |             |             |             |             | I/O76<br>J4 | I/O73<br>J1 | I/O69<br>I5 | GND         | F |
| G | I12          | I/O125<br>P2 | I/O121<br>P6 | VCC          |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |              |              |              |             |     |     |             |             |             |             |             | VCC         | I/O70<br>I6 | I/O65<br>I1 | I8          | G |
| H | GND          | I/O127<br>P0 | I/O126<br>P1 | I/O124<br>P3 |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |              |              |              |             |     |     |             |             |             |             |             | I/O67<br>I3 | I/O66<br>I2 | I/O64<br>I0 | GND         | H |
| J | N/C          | N/C          | N/C          | I13          |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |              |              |              |             |     |     |             |             |             |             |             | I7          | N/C         | N/C         | N/C         | J |
| K | GND          | CLK3         | N/C          | N/C          |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |              |              |              |             |     |     |             |             |             |             |             | N/C         | N/C         | CLK2        | N/C         | K |
| L | N/C          | CLK0         | N/C          | N/C          |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |              |              |              |             |     |     |             |             |             |             |             | N/C         | N/C         | CLK1        | GND         | L |
| M | N/C          | N/C          | N/C          | I0           |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |              |              |              |             |     |     |             |             |             |             |             | I6          | N/C         | I/O63<br>H0 | I/O62<br>H1 | M |
| N | GND          | I/O0<br>A0   | I/O2<br>A2   | I/O3<br>A3   | I/O60<br>H3                                                                                                                                                                                                                                                                                                                                                                                                                                            | I/O61<br>H2  | I/O59<br>H4  | GND          | N           |     |     |             |             |             |             |             |             |             |             |             |   |
| P | I1           | I/O1<br>A1   | I/O6<br>A6   | VCC          | VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                    | I/O57<br>H6  | I/O58<br>H5  | I5           | P           |     |     |             |             |             |             |             |             |             |             |             |   |
| R | GND          | I/O5<br>A5   | I/O9<br>B1   | N/C          | I/O51<br>G4                                                                                                                                                                                                                                                                                                                                                                                                                                            | I/O54<br>G1  | I/O56<br>H7  | GND          | R           |     |     |             |             |             |             |             |             |             |             |             |   |
| T | I/O4<br>A4   | I/O8<br>B0   | I/O12<br>B4  | TCK          | TMS                                                                                                                                                                                                                                                                                                                                                                                                                                                    | I/O50<br>G5  | I/O55<br>G0  | N/C          | T           |     |     |             |             |             |             |             |             |             |             |             |   |
| U | I/O7<br>A7   | I/O11<br>B3  | I/O15<br>B7  | VCC          | VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                    | I/O18<br>C5  | VCC          | I/O24<br>D7  | I/O29<br>D2 | I2  | N/C | I/O35<br>E3 | N/C         | VCC         | N/C         | VCC         | VCC         | I/O48<br>G7 | I/O53<br>G2 | N/C         | U |
| V | I/O10<br>B2  | I/O13<br>B5  | VCC          | I/O16<br>C7  | I/O17<br>C6                                                                                                                                                                                                                                                                                                                                                                                                                                            | I/O21<br>C2  | I/O23<br>C0  | I/O27<br>D4  | I/O31<br>D0 | I3  | N/C | I/O33<br>E1 | I/O37<br>E5 | I/O41<br>F1 | I/O43<br>F3 | I/O46<br>F6 | I/O47<br>F7 | VCC         | I/O52<br>G3 | N/C         | V |
| W | GND          | I/O14<br>B6  | N/C          | N/C          | I/O19<br>C4                                                                                                                                                                                                                                                                                                                                                                                                                                            | I/O22<br>C1  | I/O25<br>D6  | I/O28<br>D3  | N/C         | N/C | I4  | N/C         | I/O34<br>E2 | I/O38<br>E6 | I/O39<br>E7 | I/O42<br>F2 | I/O45<br>F5 | N/C         | I/O49<br>G6 | GND         | W |
| Y | GND          | GND          | GND          | N/C          | I/O20<br>C3                                                                                                                                                                                                                                                                                                                                                                                                                                            | GND          | I/O26<br>D5  | I/O30<br>D1  | GND         | GND | GND | GND         | I/O32<br>E0 | I/O36<br>E4 | GND         | I/O40<br>F0 | I/O44<br>F4 | GND         | N/C         | GND         | Y |
|   | 20           | 19           | 18           | 17           | 16                                                                                                                                                                                                                                                                                                                                                                                                                                                     | 15           | 14           | 13           | 12          | 11  | 10  | 9           | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1           |   |

17466G-045

## 256-BALL BGA CONNECTION DIAGRAM - (M4A3-384/192)

### Bottom View

#### 256-Ball BGA

|   | 20          | 19           | 18           | 17           | 16                                                                                                                                                                                                                                                                                                                                                                                            | 15           | 14           | 13           | 12           | 11           | 10           | 9             | 8             | 7             | 6             | 5             | 4            | 3            | 2            | 1            |              |              |   |
|---|-------------|--------------|--------------|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|---------------|---------------|---------------|---------------|--------------|--------------|--------------|--------------|--------------|--------------|---|
| A | GND         | I/O11<br>FX7 | GND          | I/O44<br>FX6 | I/O58<br>CX6                                                                                                                                                                                                                                                                                                                                                                                  | GND          | I/O70<br>CX2 | I/O76<br>DX6 | GND          | GND          | GND          | GND           | I/O108<br>AX5 | I/O116<br>BX0 | GND           | I/O128<br>BX7 | I/O134<br>O3 | GND          | GND          | GND          | A            |              |   |
| B | GND         | I/O12<br>GX7 | I/O28<br>FX5 | I/O45<br>FX3 | I/O59<br>CX7                                                                                                                                                                                                                                                                                                                                                                                  | I/O64<br>CX5 | I/O71<br>CX3 | I/O77<br>DX7 | I/O84<br>DX5 | I/O90<br>DX2 | I/O96<br>AX0 | I/O102<br>AX3 | I/O109<br>AX6 | I/O117<br>BX1 | I/O122<br>BX4 | I/O129<br>BX6 | I/O135<br>O4 | I/O148<br>O6 | I/O164<br>O7 | GND          | B            |              |   |
| C | I/O0<br>GX6 | I/O13<br>GX5 | VCC          | I/O46<br>FX4 | I/O60<br>FX2                                                                                                                                                                                                                                                                                                                                                                                  | I/O65<br>FX1 | I/O72<br>CX4 | I/O78<br>CX0 | I/O85<br>DX4 | I/O91<br>DX1 | I/O97<br>AX1 | I/O103<br>AX4 | I/O110<br>BX2 | I/O118<br>BX5 | I/O123<br>O0  | I/O130<br>O1  | I/O136<br>O5 | VCC          | I/O165<br>N7 | I/O181<br>N6 | C            |              |   |
| D | I/O1<br>EX7 | I/O14<br>GX3 | I/O29<br>GX4 | VCC          | VCC                                                                                                                                                                                                                                                                                                                                                                                           | I/O66<br>FX0 | VCC          | I/O79<br>CX1 | I/O86<br>DX3 | I/O92<br>DX0 | I/O98<br>AX2 | I/O104<br>AX7 | I/O111<br>B3X | VCC           | I/O124<br>O2  | VCC           | VCC          | I/O149<br>N4 | I/O166<br>N5 | I/O182<br>P7 | D            |              |   |
| E | I/O2<br>EX0 | I/O15<br>GX0 | I/O30<br>GX1 | TDI          | <div><b>PIN DESIGNATIONS</b></div> <div><div>CLK = Clock</div><div>GND = Ground</div><div>I = Input</div><div>I/O = Input/Output</div><div>N/C = No Connect</div><div>VCC = Supply Voltage</div><div>TDI = Test Data In</div><div>TCK = Test Clock</div><div>TMS = Test Mode Select</div><div>TDO = Test Data Out</div></div> <div><div>C7</div><div>I/O Cell</div><div>PAL Block</div></div> |              |              |              |              |              |              |               |               |               |               |               |              |              | TDO          | I/O150<br>N2 | I/O167<br>N3 | I/O183<br>P6 | E |
| F | GND         | I/O16<br>EX1 | I/O31<br>EX6 | I/O47<br>GX2 |                                                                                                                                                                                                                                                                                                                                                                                               |              |              |              |              |              |              |               |               |               |               |               |              |              | I/O137<br>N1 | I/O151<br>N0 | I/O168<br>P5 | GND          | F |
| G | I/O3<br>HX6 | I/O17<br>EX4 | I/O32<br>EX5 | VCC          |                                                                                                                                                                                                                                                                                                                                                                                               |              |              |              |              |              |              |               |               |               |               |               |              |              | VCC          | I/O152<br>P4 | I/O169<br>P3 | I/O184<br>M7 | G |
| H | GND         | I/O18<br>HX5 | I/O33<br>EX2 | I/O48<br>EX3 |                                                                                                                                                                                                                                                                                                                                                                                               |              |              |              |              |              |              |               |               |               |               |               |              |              | I/O138<br>P2 | I/O153<br>P1 | I/O170<br>P0 | GND          | H |
| J | I/O4<br>HX0 | I/O19<br>HX1 | I/O34<br>HX4 | I/O49<br>HX7 |                                                                                                                                                                                                                                                                                                                                                                                               |              |              |              |              |              |              |               |               |               |               |               |              |              | I/O139<br>M6 | I/O154<br>M5 | I/O171<br>M4 | I/O185<br>M3 | J |
| K | GND         | CLK3         | I/O35<br>HX2 | I/O50<br>HX3 |                                                                                                                                                                                                                                                                                                                                                                                               |              |              |              |              |              |              |               |               |               |               |               |              |              | I/O140<br>M0 | I/O155<br>M1 | CLK2         | I/O186<br>M2 | K |
| L | I/O5<br>A2  | CLK0         | I/O36<br>A0  | I/O51<br>A1  |                                                                                                                                                                                                                                                                                                                                                                                               |              |              |              |              |              |              |               |               |               |               |               |              |              | I/O141<br>L3 | I/O156<br>L4 | CLK1         | GND          | L |
| M | I/O6<br>A4  | I/O20<br>A3  | I/O37<br>A5  | I/O52<br>A6  |                                                                                                                                                                                                                                                                                                                                                                                               |              |              |              |              |              |              |               |               |               |               |               |              |              | I/O142<br>L6 | I/O157<br>L5 | I/O172<br>L0 | I/O187<br>L1 | M |
| N | GND         | I/O21<br>A7  | I/O38<br>D0  | I/O53<br>D1  | I/O143<br>I5                                                                                                                                                                                                                                                                                                                                                                                  | I/O158<br>I0 | I/O173<br>L7 | GND          | N            |              |              |               |               |               |               |               |              |              |              |              |              |              |   |
| P | I/O7<br>D2  | I/O22<br>D3  | I/O39<br>D4  | VCC          | VCC                                                                                                                                                                                                                                                                                                                                                                                           | I/O159<br>I4 | I/O174<br>I1 | I/O188<br>L2 | P            |              |              |               |               |               |               |               |              |              |              |              |              |              |   |
| R | GND         | I/O23<br>D5  | I/O40<br>D6  | I/O54<br>D7  | I/O144<br>K5                                                                                                                                                                                                                                                                                                                                                                                  | I/O160<br>K0 | I/O175<br>I3 | GND          | R            |              |              |               |               |               |               |               |              |              |              |              |              |              |   |
| T | I/O8<br>B3  | I/O24<br>B0  | I/O41<br>B7  | TCK          | TMS                                                                                                                                                                                                                                                                                                                                                                                           | I/O161<br>K4 | I/O176<br>K1 | I/O189<br>I2 | T            |              |              |               |               |               |               |               |              |              |              |              |              |              |   |
| U | I/O9<br>B4  | I/O25<br>B1  | I/O42<br>B6  | VCC          | VCC                                                                                                                                                                                                                                                                                                                                                                                           | I/O67<br>C0  | VCC          | I/O80<br>F0  | I/O87<br>E5  | I/O93<br>E2  | I/O99<br>H2  | I/O105<br>H5  | I/O112<br>G0  | VCC           | I/O125<br>J1  | VCC           | VCC          | I/O162<br>K7 | I/O177<br>K2 | I/O190<br>I6 | U            |              |   |
| V | I/O10<br>B5 | I/O26<br>B2  | VCC          | I/O55<br>C5  | I/O61<br>C2                                                                                                                                                                                                                                                                                                                                                                                   | I/O68<br>C1  | I/O73<br>F4  | I/O81<br>F1  | I/O88<br>E4  | I/O94<br>E1  | I/O100<br>H1 | I/O106<br>H4  | I/O113<br>G1  | I/O119<br>G4  | I/O126<br>J0  | I/O131<br>J2  | I/O145<br>J5 | VCC          | I/O178<br>K3 | I/O191<br>I7 | V            |              |   |
| W | GND         | I/O27<br>C7  | I/O43<br>C6  | I/O56<br>C3  | I/O62<br>F7                                                                                                                                                                                                                                                                                                                                                                                   | I/O69<br>F5  | I/O74<br>F3  | I/O82<br>E7  | I/O89<br>E3  | I/O95<br>E0  | I/O101<br>H0 | I/O107<br>H3  | I/O114<br>H7  | I/O120<br>G3  | I/O127<br>G5  | I/O132<br>G7  | I/O146<br>J4 | I/O163<br>J6 | I/O179<br>J7 | GND          | W            |              |   |
| Y | GND         | GND          | GND          | I/O57<br>C4  | I/O63<br>F6                                                                                                                                                                                                                                                                                                                                                                                   | GND          | I/O75<br>F2  | I/O83<br>E6  | GND          | GND          | GND          | GND           | I/O115<br>H6  | I/O121<br>G2  | GND           | I/O133<br>G6  | I/O147<br>J3 | GND          | I/O180<br>K6 | GND          | Y            |              |   |
|   | 20          | 19           | 18           | 17           | 16                                                                                                                                                                                                                                                                                                                                                                                            | 15           | 14           | 13           | 12           | 11           | 10           | 9             | 8             | 7             | 6             | 5             | 4            | 3            | 2            | 1            |              |              |   |

17466G-046

## 256-BALL fpBGA CONNECTION DIAGRAM (M4A3-256/128)


### Bottom View

#### 256-Ball fpBGA

|   | 16           | 15           | 14           | 13           | 12           | 11           | 10           | 9            | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1           |   |
|---|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|---|
| A | TRST         | I/O117<br>O5 | I/O116<br>O4 | I/O113<br>O1 | I/O126<br>P6 | I/O124<br>P4 | I12          | NC           | NC          | NC          | CLK0        | I/O1<br>A1  | I/O5<br>A5  | I/O7<br>A7  | I/O10<br>B2 | I/O12<br>B4 | A |
| B | I/O110<br>N6 | I/O111<br>N7 | I/O118<br>O6 | I/O115<br>O3 | I/O127<br>P7 | I/O125<br>P5 | I/O120<br>P0 | NC           | NC          | NC          | I1          | I/O2<br>A2  | I/O8<br>B0  | I/O11<br>B3 | I/O13<br>B5 | NC          | B |
| C | I/O108<br>N4 | I/O109<br>N5 | NC           | I/O119<br>O7 | I/O114<br>O2 | I/O122<br>P2 | I/O123<br>P3 | NC           | NC          | I0          | I/O4<br>A4  | I/O6<br>A6  | I/O15<br>B7 | I/O14<br>B6 | TDI         | I/O23<br>C7 | C |
| D | NC           | I/O104<br>N0 | TDO          | GND          | GND          | VCC          | GND          | VCC          | GND         | GND         | VCC         | GND         | VCC         | I/O9<br>B1  | I/O22<br>C6 | I/O21<br>C5 | D |
| E | I/O102<br>M6 | NC           | I/O107<br>N3 | VCC          | I/O105<br>N1 | I/O106<br>N2 | I13          | CLK3         | NC          | NC          | I/O0<br>A0  | NC          | GND         | I/O20<br>C4 | I/O19<br>C3 | I/O31<br>D7 | E |
| F | I/O98<br>M2  | I/O103<br>M7 | I/O101<br>M5 | GND          | I/O100<br>M4 | I/O99<br>M3  | I/O112<br>O0 | I/O121<br>P1 | NC          | NC          | I/O3<br>A3  | I/O18<br>C2 | VCC         | I/O16<br>C0 | I/O30<br>D6 | I/O29<br>D5 | F |
| G | NC           | I/O96<br>M0  | I11          | VCC          | NC           | I/O97<br>M1  | VCC          | GND          | GND         | VCC         | I/O17<br>C1 | I/O28<br>D4 | GND         | I/O26<br>D2 | I/O25<br>D1 | I2          | G |
| H | I/O88<br>L0  | I10          | I9           | GND          | I/O89<br>L1  | I/O90<br>L2  | GND          | VCC          | VCC         | GND         | I/O27<br>D3 | I/O24<br>D0 | VCC         | NC          | NC          | NC          | H |
| J | I/O91<br>L3  | I/O92<br>L4  | I/O93<br>L5  | GND          | I/O95<br>L7  | I/O94<br>L6  | GND          | VCC          | VCC         | GND         | I3          | NC          | GND         | NC          | NC          | NC          | J |
| K | NC           | NC           | NC           | VCC          | NC           | NC           | VCC          | GND          | GND         | VCC         | NC          | NC          | VCC         | I4          | NC          | I/O32<br>E0 | K |
| L | NC           | NC           | I/O80<br>K0  | GND          | I/O83<br>K3  | NC           | NC           | NC           | I/O59<br>H3 | I/O61<br>H5 | NC          | NC          | GND         | I/O35<br>E3 | I/O36<br>E4 | I/O33<br>E1 | L |
| M | I/O81<br>K1  | I/O82<br>K2  | I/O84<br>K4  | GND          | I/O67<br>I3  | I/O65<br>I1  | NC           | NC           | I/O58<br>H2 | I/O48<br>G0 | I/O51<br>G3 | NC          | VCC         | I/O44<br>F4 | I/O39<br>E7 | I/O34<br>E2 | M |
| N | I/O85<br>K5  | I/O86<br>K6  | ENABLE       | VCC          | GND          | VCC          | GND          | VCC          | GND         | GND         | VCC         | GND         | GND         | TCK         | I/O40<br>F0 | I/O37<br>E5 | N |
| P | I/O87<br>K7  | I/O77<br>J5  | I/O78<br>J6  | I/O79<br>J7  | I/O68<br>I4  | I/O66<br>I2  | NC           | NC           | NC          | I6          | I/O63<br>H7 | I/O52<br>G4 | I/O55<br>G7 | TMS         | I/O41<br>F1 | I/O38<br>E6 | P |
| R | I/O76<br>J4  | I/O75<br>J3  | I/O72<br>J0  | I/O71<br>I7  | I/O64<br>I0  | I7           | NC           | NC           | NC          | I/O56<br>H0 | I/O60<br>H4 | I/O49<br>G1 | I/O53<br>G5 | I/O47<br>F7 | I/O43<br>F3 | I/O42<br>F2 | R |
| T | I/O74<br>J2  | I/O73<br>J1  | I/O70<br>I6  | I/O69<br>I5  | I8           | CLK2         | NC           | NC           | CLK1        | I5          | I/O57<br>H1 | I/O62<br>H6 | I/O50<br>G2 | I/O54<br>G6 | I/O46<br>F6 | I/O45<br>F5 | T |
|   | 16           | 15           | 14           | 13           | 12           | 11           | 10           | 9            | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1           |   |

#### PIN DESIGNATIONS

CLK = Clock  
 GND = Ground  
 I = Input  
 I/O = Input/Output  
 N/C = No Connect  
 VCC = Supply Voltage  
 TDI = Test Data In  
 TCK = Test Clock  
 TMS = Test Mode Select  
 TDO = Test Data Out  
 TRST = Test Reset  
 ENABLE = Program



m4a3.256.128\_256bga

| 5V Commercial Combinations |              |              |
|----------------------------|--------------|--------------|
| M4A5-32/32                 | -5, -7, -10, | JC, VC, VC48 |
| M4A5-64/32                 | -55, -7, -10 | JC, VC, VC48 |
| M4A5-96/48                 |              | VC           |
| M4A5-128/64                |              | YC, VC       |
| M4A5-192/96                | -6, -7, -10  | VC           |
| M4A5-256/128               | -65, -7, -10 | YC           |

| 5V Industrial Combinations |              |              |
|----------------------------|--------------|--------------|
| M4A5-32/32                 | -7, -10, -12 | JJ, VI, VI48 |
| M4A5-64/32                 | -7, -10, -12 | JJ, VI, VI48 |
| M4A5-96/48                 |              | VI           |
| M4A5-128/64                |              | YI, VI       |
| M4A5-192/96                | -7, -10, -12 | VI           |
| M4A5-256/128               | -10, -12     | YI           |

## Lead-free Packaging

| 3.3V Commercial Combinations |               |                 |
|------------------------------|---------------|-----------------|
| M4A3-32/32                   | -5, -7, -10   | VNC, VNC48, JNC |
| M4A3-64/32                   | -55, -7, -10  | VNC, VNC48, JNC |
| M4A3-64/64                   |               | VNC             |
| M4A3-128/64                  |               | VNC             |
| M4A3-192/96                  | -6, -7, -10   | VNC             |
| M4A3-256/128                 | -55, -7, -10  | FANC, YNC       |
| M4A3-256/160                 | -7, -10       | YNC             |
| M4A3-256/192                 |               | FANC            |
| M4A3-384/192                 | -65, -10, -12 | FANC            |
| M4A3-512/192                 | -7, -10, -12  | FANC            |

| 3.3V Industrial Combinations |               |                 |
|------------------------------|---------------|-----------------|
| M4A3-32/32                   | -7, -10, -12  | VNI, VNI48, JNI |
| M4A3-64/32                   |               | VNI, VNI48, JNI |
| M4A3-64/64                   |               | VNI             |
| M4A3-128/64                  |               | VNI             |
| M4A3-192/96                  | -10, -12      | VNI             |
| M4A3-256/128                 |               | FANI, YNI       |
| M4A3-256/160                 |               | YNI             |
| M4A3-256/192                 | -10, -12, -14 | FANI            |
| M4A3-384/192                 |               | FANI            |
| M4A3-512/192                 |               | FANI            |

| 5V Commercial Combinations |              |                 |
|----------------------------|--------------|-----------------|
| M4A5-32/32                 | -5, -7, -10  | VNC, VNC48, JNC |
| M4A5-64/32                 | -55, -7, -10 | VNC, VNC48, JNC |
| M4A5-96/48                 |              | VNC             |
| M4A5-128/64                |              | VNC, YNC        |
| M4A5-192/96                | -6, -7, -10  | VNC             |
| M4A5-256/128               | -65, -7, -10 | YNC             |

| 5V Industrial Combinations |              |                 |
|----------------------------|--------------|-----------------|
| M4A5-32/32                 | -7, -10, -12 | VNI, VNI48, JNI |
| M4A5-64/32                 |              | VNI, VNI48, JNI |
| M4A5-96/48                 |              | VNI             |
| M4A5-128/64                |              | VNI, YNI        |
| M4A5-192/96                |              | VNI             |
| M4A5-256/128               |              | YNI             |

Most ispMACH devices are dual-marked with both Commercial and Industrial grades. The Industrial speed grade is slower, i.e., M4A3-256/128-7YC-10YI

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## Revision History

| Date           | Version | Change Summary                                        |
|----------------|---------|-------------------------------------------------------|
| -              | K       | Previous Lattice release.                             |
| August 2006    | L       | Updated for lead-free package options.                |
| September 2006 | M       | Revised M4A3-256/160 208-pin PQFP connection diagram. |