

Welcome to [E-XFL.COM](#)

## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## Applications of Embedded - CPLDs

### Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	12 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	256
Number of Gates	-
Number of I/O	192
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	256-BGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/m4a3-256-192-12fai">https://www.e-xfl.com/product-detail/lattice-semiconductor/m4a3-256-192-12fai</a>

**Table 1. ispMACH 4A Device Features**

<b>3.3 V Devices</b>								
<b>Feature</b>	<b>M4A3-32</b>	<b>M4A3-64</b>	<b>M4A3-96</b>	<b>M4A3-128</b>	<b>M4A3-192</b>	<b>M4A3-256</b>	<b>M4A3-384</b>	<b>M4A3-512</b>
Macrocells	32	64	96	128	192	256	384	512
User I/O options	32	32/64	48	64	96	128/160/192	160/192	160/192/256
t <sub>PD</sub> (ns)	5.0	5.5	5.5	5.5	6.0	5.5	6.5	7.5
f <sub>CNT</sub> (MHz)	182	167	167	167	160	167	154	125
t <sub>COS</sub> (ns)	4.0	4.0	4.0	4.0	4.5	4.0	4.5	5.5
t <sub>SS</sub> (ns)	3.0	3.5	3.5	3.5	3.5	3.5	3.5	5.0
Static Power (mA)	20	25/52	40	55	85	110/150	149/155	179
JTAG Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PCI Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

<b>5 V Devices</b>						
<b>Feature</b>	<b>M4A5-32</b>	<b>M4A5-64</b>	<b>M4A5-96</b>	<b>M4A5-128</b>	<b>M4A5-192</b>	<b>M4A5-256</b>
Macrocells	32	64	96	128	192	256
User I/O options	32	32	48	64	96	128
t <sub>PD</sub> (ns)	5.0	5.5	5.5	5.5	6.0	6.5
f <sub>CNT</sub> (MHz)	182	167	167	167	160	154
t <sub>COS</sub> (ns)	4.0	4.0	4.0	4.0	4.5	5.0
t <sub>SS</sub> (ns)	3.0	3.5	3.5	3.5	3.5	3.5
Static Power (mA)	20	25	40	55	74	110
JTAG Compliant	Yes	Yes	Yes	Yes	Yes	Yes
PCI Compliant	Yes	Yes	Yes	Yes	Yes	Yes

## GENERAL DESCRIPTION

The ispMACH™ 4A family from Lattice offers an exceptionally flexible architecture and delivers a superior Complex Programmable Logic Device (CPLD) solution of easy-to-use silicon products and software tools. The overall benefits for users are a guaranteed and predictable CPLD solution, faster time-to-market, greater flexibility and lower cost. The ispMACH 4A devices offer densities ranging from 32 to 512 macrocells with 100% utilization and 100% pin-out retention. The ispMACH 4A families offer 5-V (M4A5-xxx) and 3.3-V (M4A3-xxx) operation.

ispMACH 4A products are 5-V or 3.3-V in-system programmable through the JTAG (IEEE Std. 1149.1) interface. JTAG boundary scan testing also allows product testability on automated test equipment for device connectivity.

All ispMACH 4A family members deliver First-Time-Fit and easy system integration with pin-out retention after any design change and refit. For both 3.3-V and 5-V operation, ispMACH 4A products can deliver guaranteed fixed timing as fast as 5.0 ns  $t_{PD}$  and 182 MHz  $f_{CNT}$  through the SpeedLocking feature when using up to 20 product terms per output (Table 2).

**Table 2. ispMACH 4A Speed Grades**

Device	Speed Grade							
	-5	-55	-6	-65	-7	-10	-12	-14
M4A3-32	C				C, I	C, I	I	
M4A5-32								
M4A3-64/32		C			C, I	C, I	I	
M4A5-64/32								
M4A3-64/64		C			C, I	C, I	I	
M4A3-96		C			C, I	C, I	I	
M4A5-96								
M4A3-128		C			C, I	C, I	I	
M4A5-128								
M4A3-192			C		C, I	C, I	I	
M4A5-192								
M4A3-256/128		C		C	C, I	C, I	I	
M4A5-256/128				C	C	C, I	I	
M4A3-256/192					C	C, I	I	
M4A3-256/160								
M4A3-384				C		C, I	C, I	I
M4A3-512					C	C, I	C, I	I


**Note:**

1. C = Commercial    I = Industrial

## FUNCTIONAL DESCRIPTION

The fundamental architecture of ispMACH 4A devices (Figure 1) consists of multiple, optimized PAL® blocks interconnected by a central switch matrix. The central switch matrix allows communication between PAL blocks and routes inputs to the PAL blocks. Together, the PAL blocks and central switch matrix allow the logic designer to create large designs in a single device instead of having to use multiple devices.

The key to being able to make effective use of these devices lies in the interconnect schemes. In the ispMACH 4A architecture, the macrocells are flexibly coupled to the product terms through the logic allocator, and the I/O pins are flexibly coupled to the macrocells due to the output switch matrix. In addition, more input routing options are provided by the input switch matrix. These resources provide the flexibility needed to fit designs efficiently.



17466G-001


**Figure 1. ispMACH 4A Block Diagram and PAL Block Structure**

### Notes:

1. 16 for ispMACH 4A devices with 1:1 macrocell-I/O cell ratio (see next page).
2. Block clocks do not go to I/O cells in M4A(3,5)-32/32.
3. M4A(3,5)-192, M4A(3,5)-256, M4A3-384, and M4A3-512 have dedicated clock pins which cannot be used as inputs and do not connect to the central switch matrix.

## Macrocell

The macrocell consists of a storage element, routing resources, a clock multiplexer, and initialization control. The macrocell has two fundamental modes: synchronous and asynchronous (Figure 5). The mode chosen only affects clocking and initialization in the macrocell.



**Figure 5. Macrocell**

In either mode, a combinatorial path can be used. For combinatorial logic, the synchronous mode will generally be used, since it provides more product terms in the allocator.

**Table 8. Register/Latch Operation**

Configuration	Input(s)	CLK/LE <sup>1</sup>	Q+
D-type Register	D=X	0, 1, ↓ (↑)	Q
	D=0	↑ (↓)	0
	D=1	↑ (↓)	1
T-type Register	T=X	0, 1, ↓ (↑)	Q
	T=0	↑ (↓)	Q
	T=1	↑ (↓)	Q̄
D-type Latch	D=X	1(0)	Q
	D=0	0(1)	0
	D=1	0(1)	1


**Note:**

1. Polarity of CLK/LE can be programmed

Although the macrocell shows only one input to the register, the XOR gate in the logic allocator allows the D-, T-type register to emulate J-K, and S-R behavior. In this case, the available product terms are divided between J and K (or S and R). When configured as J-K, S-R, or T-type, the extra product term must be used on the XOR gate input for flip-flop emulation. In any register type, the polarity of the inputs can be programmed.

The clock input to the flip-flop can select any of the four PAL block clocks in synchronous mode, with the additional choice of either polarity of an individual product term clock in the asynchronous mode.

The initialization circuit depends on the mode. In synchronous mode (Figure 7), asynchronous reset and preset are provided, each driven by a product term common to the entire PAL block.



17466G-012

17466G-013

**Figure 7. Synchronous Mode Initialization Configurations**

## Output Switch Matrix

The output switch matrix allows macrocells to be connected to any of several I/O cells within a PAL block. This provides high flexibility in determining pinout and allows design changes to occur without effecting pinout.

In ispMACH 4A devices with 2:1 Macrocell-I/O cell ratio, each PAL block has twice as many macrocells as I/O cells. The ispMACH 4A output switch matrix allows for half of the macrocells to drive I/O cells within a PAL block, in combinations according to Figure 9. Each I/O cell can choose from eight macrocells; each macrocell has a choice of four I/O cells. The ispMACH 4A devices with 1:1 Macrocell-I/O cell ratio allow each macrocell to drive one of eight I/O cells (Figure 9).




Figure 9. ispMACH 4A Output Switch Matrix

Table 10. Output Switch Matrix Combinations for ispMACH 4A Devices with 2:1 Macrocell-I/O Cell Ratio

Macrocell	Routable to I/O Cells
M0, M1	I/00, I/05, I/06, I/07
M2, M3	I/00, I/01, I/06, I/07
M4, M5	I/00, I/01, I/02, I/07
M6, M7	I/00, I/01, I/02, I/03
M8, M9	I/01, I/02, I/03, I/04
M10, M11	I/02, I/03, I/04, I/05

**Table 10. Output Switch Matrix Combinations for ispMACH 4A Devices with 2:1 Macrocell-I/O Cell Ratio**

Macrocell	Routeable to I/O Cells
M12, M13	I/03, I/04, I/05, I/06
M14, M15	I/04, I/05, I/06, I/07

I/O Cell	Available Macrocells
I/00	M0, M1, M2, M3, M4, M5, M6, M7
I/01	M2, M3, M4, M5, M6, M7, M8, M9
I/02	M4, M5, M6, M7, M8, M9, M10, M11
I/03	M6, M7, M8, M9, M10, M11, M12, M13
I/04	M8, M9, M10, M11, M12, M13, M14, M15
I/05	M0, M1, M10, M11, M12, M13, M14, M15
I/06	M0, M1, M2, M3, M12, M13, M14, M15
I/07	M0, M1, M2, M3, M4, M5, M14, M15

**Table 11. Output Switch Matrix Combinations for M4A3-256/160 and M4A3-256/192**

Macrocell	Routeable to I/O Cells							
M0	I/00	I/01	I/02	I/03	I/04	I/05	I/06	I/07
M1	I/00	I/01	I/02	I/03	I/04	I/05	I/06	I/07
M2	I/00	I/01	I/02	I/03	I/04	I/05	I/06	I/07
M3	I/00	I/01	I/02	I/03	I/04	I/05	I/06	I/07
M4	I/00	I/01	I/02	I/03	I/04	I/05	I/06	I/07
M5	I/00	I/01	I/02	I/03	I/04	I/05	I/06	I/07
M6	I/00	I/01	I/02	I/03	I/04	I/05	I/06	I/07
M7	I/00	I/01	I/02	I/03	I/04	I/05	I/06	I/07
M8	I/08	I/09	I/010	I/011	I/012	I/013	I/014	I/015
M9	I/08	I/09	I/010	I/011	I/012	I/013	I/014	I/015
M10	I/08	I/09	I/010	I/011	I/012	I/013	I/014	I/015
M11	I/08	I/09	I/010	I/011	I/012	I/013	I/014	I/015
M12	I/08	I/09	I/010	I/011	I/012	I/013	I/014	I/015
M13	I/08	I/09	I/010	I/011	I/012	I/013	I/014	I/015
M14	I/08	I/09	I/010	I/011	I/012	I/013	I/014	I/015
M15	I/08	I/09	I/010	I/011	I/012	I/013	I/014	I/015

I/O Cell	Available Macrocells							
I/00	M0	M1	M2	M3	M4	M5	M6	M7
I/01	M0	M1	M2	M3	M4	M5	M6	M7
I/02	M0	M1	M2	M3	M4	M5	M6	M7
I/03	M0	M1	M2	M3	M4	M5	M6	M7
I/04	M0	M1	M2	M3	M4	M5	M6	M7
I/05	M0	M1	M2	M3	M4	M5	M6	M7
I/06	M0	M1	M2	M3	M4	M5	M6	M7
I/07	M0	M1	M2	M3	M4	M5	M6	M7





Figure 16. PAL Block for ispMACH 4A with 2:1 Macrocell - I/O Cell Ratio



17466H-41

Figure 17. PAL Block for ispMACH 4A Devices with 1:1 Macrocell-I/O Cell Ratio (except M4A (3,5)-32/32)






Figure 18. PAL Block for M4A (3,5)-32/32

17466H-042

## BLOCK DIAGRAM – M4A(3,5)-64/32



## BLOCK DIAGRAM – M4A3-256/160, M4A3-256/192



## ABSOLUTE MAXIMUM RATINGS

### M4A5

Storage Temperature.....	-65°C to +150°C
Ambient Temperature with Power Applied.....	-55°C to +100°C
Device Junction Temperature.....	+130°C
Supply Voltage with Respect to Ground .....	-0.5 V to +7.0 V
DC Input Voltage .....	-0.5 V to $V_{CC}$ + 0.5 V
Static Discharge Voltage.....	2000 V
Latchup Current ( $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ ) .....	200 mA
<i>Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.</i>	

## OPERATING RANGES

### Commercial (C) Devices

Ambient Temperature ( $T_A$ )	
Operating in Free Air.....	0°C to +70°C
Supply Voltage ( $V_{CC}$ ) with Respect to Ground.....	+4.75 V to +5.25 V

### Industrial (I) Devices

Ambient Temperature ( $T_A$ )	
Operating in Free Air.....	-40°C to +85°C
Supply Voltage ( $V_{CC}$ ) with Respect to Ground.....	+4.50 V to +5.5 V
<i>Operating ranges define those limits between which the functionality of the device is guaranteed.</i>	

## 5-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Conditions	Min	Typ	Max	Unit
$V_{OH}$	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ , $V_{CC} = \text{Min}$ , $V_{IN} = V_{IH}$ or $V_{IL}$	2.4			V
		$I_{OH} = -100 \mu\text{A}$ , $V_{CC} = \text{Max}$ , $V_{IN} = V_{IH}$ or $V_{IL}$		3.3	3.6	V
$V_{OL}$	Output LOW Voltage	$I_{OL} = 24 \text{ mA}$ , $V_{CC} = \text{Min}$ , $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 1)			0.5	V
$V_{IH}$	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			V
$V_{IL}$	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	V
$I_{IH}$	Input HIGH Leakage Current	$V_{IN} = 5.25 \text{ V}$ , $V_{CC} = \text{Max}$ (Note 3)			10	$\mu\text{A}$
$I_{IL}$	Input LOW Leakage Current	$V_{IN} = 0 \text{ V}$ , $V_{CC} = \text{Max}$ (Note 3)			-10	$\mu\text{A}$
$I_{OZH}$	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}$ , $V_{CC} = \text{Max}$ , $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 3)			10	$\mu\text{A}$
$I_{OZL}$	Off-State Output Leakage Current LOW	$V_{OUT} = 0 \text{ V}$ , $V_{CC} = \text{Max}$ , $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 3)			-10	$\mu\text{A}$
$I_{SC}$	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V}$ , $V_{CC} = \text{Max}$ (Note 4)	-30		-160	mA

### Notes:


1. Total  $I_{OL}$  for one PAL block should not exceed 64 mA.
2. These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.
3. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.

## ispMACH 4A TIMING PARAMETERS OVER OPERATING RANGES<sup>1</sup>

		-5		-55		-6		-65		-7		-10		-12		-14		Unit
		Min	Max	Min	Max	Min	Max	Min	Max									
<b>Combinatorial Delay:</b>																		
t <sub>PDI</sub>	Internal combinatorial propagation delay		3.5		4.0		4.3		4.5		5.0		7.0		9.0		11.0	ns
t <sub>PD</sub>	Combinatorial propagation delay		5.0		5.5		6.0		6.5		7.5		10.0		12.0		14.0	ns
<b>Registered Delays:</b>																		
t <sub>SS</sub>	Synchronous clock setup time, D-type register	3.0		3.5		3.5		3.5		5.0		5.5		7.0		10.0		ns
t <sub>SST</sub>	Synchronous clock setup time, T-type register	4.0		4.0		4.0		4.0		6.0		6.5		8.0		11.0		ns
t <sub>SA</sub>	Asynchronous clock setup time, D-type register	2.5		2.5		2.5		3.0		3.5		4.0		5.0		8.0		ns
t <sub>SAT</sub>	Asynchronous clock setup time, T-type register	3.0		3.0		3.0		3.5		4.5		5.0		6.0		9.0		ns
t <sub>HS</sub>	Synchronous clock hold time	0.0		0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t <sub>HA</sub>	Asynchronous clock hold time	2.5		2.5		2.5		3.0		3.5		4.0		5.0		8.0		ns
t <sub>COSI</sub>	Synchronous clock to internal output		2.5		2.5		2.8		3.0		3.0		3.0		3.5		3.5	ns
t <sub>COS</sub>	Synchronous clock to output		4.0		4.0		4.5		5.0		5.5		6.0		6.5		6.5	ns
t <sub>COAi</sub>	Asynchronous clock to internal output		5.0		5.0		5.0		5.0		6.0		8.0		10.0		12.0	ns
t <sub>COA</sub>	Asynchronous clock to output		6.5		6.5		6.8		7.0		8.5		11.0		13.0		15.0	ns
<b>Latched Delays:</b>																		
t <sub>SSL</sub>	Synchronous latch setup time	4.0		4.0		4.0		4.5		6.0		7.0		8.0		10.0		ns
t <sub>SAL</sub>	Asynchronous latch setup time	3.0		3.0		3.5		3.5		4.0		4.0		5.0		8.0		ns
t <sub>HSL</sub>	Synchronous latch hold time	0.0		0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t <sub>HAL</sub>	Asynchronous latch hold time	3.0		3.0		3.5		3.5		4.0		4.0		5.0		8.0		ns
t <sub>PDLi</sub>	Transparent latch to internal output		5.5		5.5		5.8		6.0		7.5		9.0		11.0		12.0	ns
t <sub>PDL</sub>	Propagation delay through transparent latch to output		7.0		7.0		7.5		8.0		10.0		12.0		14.0		15.0	ns
t <sub>GOSI</sub>	Synchronous gate to internal output		3.0		3.0		3.0		3.0		3.5		4.5		7.0		8.0	ns
t <sub>GOS</sub>	Synchronous gate to output		4.5		4.5		4.8		5.0		6.0		7.5		10.0		11.0	ns
t <sub>GOAi</sub>	Asynchronous gate to internal output		6.0		6.0		6.0		6.0		8.5		10.0		13.0		15.0	ns
t <sub>GOA</sub>	Asynchronous gate to output		7.5		7.5		7.8		8.0		11.0		13.0		16.0		18.0	ns
<b>Input Register Delays:</b>																		
t <sub>SIRS</sub>	Input register setup time	1.5		1.5		2.0		2.0		2.0		2.0		2.0		2.0		ns
t <sub>HIRS</sub>	Input register hold time	2.5		2.5		3.0		3.0		3.0		3.0		3.0		4.0		ns
t <sub>ICOSI</sub>	Input register clock to internal feedback		3.0		3.0		3.0		3.0		3.5		4.5		6.0		6.0	ns
<b>Input Latch Delays:</b>																		
t <sub>SIL</sub>	Input latch setup time	1.5		1.5		1.5		2.0		2.0		2.0		2.0		2.0		ns
t <sub>HIL</sub>	Input latch hold time	2.5		2.5		2.5		3.0		3.0		3.0		3.0		4.0		ns
t <sub>IGOSI</sub>	Input latch gate to internal feedback		3.5		3.5		3.8		4.0		4.0		4.0		4.0		5.0	ns
t <sub>PDILI</sub>	Transparent input latch to internal feedback		1.5		1.5		1.5		1.5		2.0		2.0		2.0		2.0	ns


## 44-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-32/32 AND M4A(3,5)-64/32)

### Top View



## 100-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-96/48)

## Top View



17466G-029

## PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I = Input

I/O = Input/Output

$V_{CC}$  = Supply Voltage

NC = No Connect

TDI = Test Data In

TCK = Test Clock


TMS = Test Mode

TDO = Test Data Out

## 100-PIN TQFP CONNECTION DIAGRAM (M4A3-64/64 AND M4A(3,5)-128/64)

## Top View

100-Pin TQFP



17466G-032a

## PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I = Input

I/O = Input/Output

$V_{CC}$  = Supply Voltage

TDI = Test Data In

TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out

Test Reset

---

**ENABLE** **Program**

## ENRIBEE - Program

## 256-BALL fpBGA CONNECTION DIAGRAM (M4A3-256/192)

### Bottom View

256-Ball fpBGA

	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
A	I/O167 N15	I/O181 O13	I/O180 O12	I/O177 O9	I/O174 O6	I/O172 O4	I/O191 P14	I/O186 P4	I/O1 A2	I/O3 A6	GCLK0	I/O9 B1	I/O13 B5	I/O15 B7	I/O18 B10	I/O20 B12 <th>A</th>	A
B	I/O165 N13	I/O166 N14	I/O182 O14	I/O179 O11	I/O175 O7	I/O173 O5	I/O168 O0	I/O187 P6	I/O0 A0	I/O5 A10	I/O7 A14	I/O10 B2	I/O16 B8	I/O19 B11	I/O21 B13	NC	B
C	I/O163 N11	I/O164 N12	NC	I/O183 O15	I/O178 O10	I/O170 O2	I/O171 O3	I/O189 P10	I/O184 P0	I/O6 A12	I/O12 B4	I/O14 B6	I/O23 B15	I/O22 B14	TDI	I/O39 C15	C
D	I/O158 N6	I/O159 N7	TDO	GND	GND	VCC	GND	VCC	GND	GND	VCC	GND	VCC	I/O17 B9	I/O38 C14	I/O37 C13	D
E	I/O156 N4	NC	I/O162 N10	VCC	I/O160 N8	I/O161 N9	I/O190 P12	GCLK3	I/O188 P8	I/O2 A4	I/O8 B0	NC	GND	I/O36 C12	I/O35 C11	I/O31 C7	E
F	I/O152 N0	I/O157 N5	I/O155 N3	GND	I/O154 N2	I/O153 N1	I/O176 O8	I/O169 O1	I/O185 P2	I/O4 A8	I/O11 B3	I/O34 C10	VCC	I/O32 C8	I/O30 C6	I/O29 C5	F
G	I/O147 M6	I/O150 M12	I/O149 M10	VCC	I/O148 M8	I/O151 M14	VCC	GND	GND	VCC	I/O33 C9	I/O28 C4	GND	I/O26 C2	I/O25 C1	I/O47 D14	G
H	I/O144 M0	I/O146 M4	I/O145 OM2	GND	I/O136 L0	I/O137 L2	GND	VCC	VCC	GND	I/O27 C3	I/O24 C0	VCC	I/O44 D8	I/O43 D6	I/O42 D4	H
J	I/O138 L4	I/O139 L6	I/O140 L8	GND	I/O142 L12	I/O141 L10	GND	VCC	VCC	GND	I/O46 D12	I/O45 D10	GND	I/O49 E2	I/O48 E0	I/O50 E4	J
K	I/O143 L14	I/O120 K0	I/O121 K1	VCC	I/O123 K3	I/O122 K2	VCC	GND	GND	VCC	I/O41 D2	I/O40 D0	VCC	I/O55 E14	I/O54 E12	I/O56 F0	K
L	I/O124 K4	I/O125 K5	I/O127 K7	GND	I/O130 K10	I/O126 K6	I/O98 I4	I/O91 H6	I/O75 G3	I/O77 G5	I/O52 E8	I/O51 E6	GND	I/O59 F3	I/O60 F4	I/O57 F1	L
M	I/O128 K8	I/O129 K9	I/O131 K11	GND	I/O107 J3	I/O105 J1	I/O100 I8	I/O90 H4	I/O74 G2	I/O80 G8	I/O83 G11	I/O53 E10	VCC	I/O68 F12	I/O63 F7	I/O58 F2	M
N	I/O132 K12	I/O133 K13	I/O135 K15	VCC	GND	VCC	GND	VCC	GND	VCC	GND	GND	TCK	I/O64 F8	I/O61 F5	N	
P	I/O134 K14	I/O117 J13	I/O118 J14	I/O119 J15	I/O108 J4	I/O106 J2	I/O101 I10	I/O89 H2	I/O93 H10	I/O94 H12	I/O79 G7	I/O84 G12	I/O87 G15	TMS	I/O65 F9	I/O62 F6	P
R	I/O116 J12	I/O115 J11	I/O112 J8	I/O111 J7	I/O104 J0	I/O102 I12	I/O99 I6	I/O96 I0	I/O92 H8	I/O72 G0	I/O76 G4	I/O81 G9	I/O85 G13	I/O71 F15	I/O67 F11	I/O66 F10	R
T	I/O114 J10	I/O113 J9	I/O110 J6	I/O109 J5	I/O103 I14	GCLK2	I/O97 I2	I/O88 H0	GCLK1	I/O95 H14	I/O73 G1	I/O78 G6	I/O82 G10	I/O86 G14	I/O70 F14	I/O69 F13	T

### PIN DESIGNATIONS

CLK = Clock  
 GND = Ground  
 I = Input  
 I/O = Input/Output  
 N/C = No Connect  
 VCC = Supply Voltage  
 TDI = Test Data In  
 TCK = Test Clock  
 TMS = Test Mode Select  
 TDO = Test Data Out



## 256-BALL BGA CONNECTION DIAGRAM - (M4A3-384/192)

### Bottom View

256-Ball BGA

	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1			
A	GND	I/O11 FX7	GND	I/O44 FX6	I/O58 CX6	GND	I/O70 CX2	I/O76 DX6	GND	GND	GND	I/O108 AX5	I/O116 BX0	GND	I/O128 BX7	I/O134 O3	GND	GND	GND	A			
B	GND	I/O12 GX7	I/O28 FX5	I/O45 FX3	I/O59 CX7	I/O64 CX5	I/O71 CX3	I/O77 DX7	I/O84 DX5	I/O90 DX2	I/O96 AX0	I/O102 AX3	I/O109 AX6	I/O117 BX1	I/O122 BX4	I/O129 BX6	I/O135 O4	I/O148 O6	I/O164 O7	GND	B		
C	I/O0 GX6	I/O13 GX5	VCC	I/O46 FX4	I/O60 FX2	I/O65 FX1	I/O72 CX4	I/O78 CX0	I/O85 DX4	I/O91 DX1	I/O97 AX1	I/O103 AX4	I/O110 BX2	I/O118 BX5	I/O123 O0	I/O130 O1	I/O136 O5	VCC	I/O165 N7	I/O181 N6	C		
D	I/O1 EX7	I/O14 GX3	I/O29 GX4	VCC	VCC	I/O66 FX0	VCC	I/O79 CX1	I/O86 DX3	I/O92 DX0	I/O98 AX2	I/O104 AX7	I/O111 B3X	VCC	I/O124 O2	VCC	VCC	I/O149 N4	I/O166 N5	I/O182 P7	D		
E	I/O2 EX0	I/O15 GX0	I/O30 GX1	TDI	PIN DESIGNATIONS															TDO	I/O150 N2	I/O167 N3	I/O183 P6
F	GND	I/O16 EX1	I/O31 EX6	I/O47 GX2																I/O137 N1	I/O151 N0	I/O168 P5	GND
G	I/O3 HX6	I/O17 EX4	I/O32 EX5	VCC																VCC	I/O152 P4	I/O169 P3	I/O184 M7
H	GND	I/O18 HX5	I/O33 EX2	I/O48 EX3																I/O138 P2	I/O153 P1	I/O170 P0	GND
J	I/O4 HX0	I/O19 HX1	I/O34 HX4	I/O49 HX7																I/O139 M6	I/O154 M5	I/O171 M4	I/O185 M3
K	GND	CLK3	I/O35 HX2	I/O50 HX3																I/O140 M0	I/O155 M1	CLK2	I/O186 M2
L	I/O5 A2	CLK0	I/O36 A0	I/O51 A1																I/O141 L3	I/O156 L4	CLK1	GND
M	I/O6 A4	I/O20 A3	I/O37 A5	I/O52 A6																I/O142 L6	I/O157 L5	I/O172 L0	I/O187 L1
N	GND	I/O21 A7	I/O38 D0	I/O53 D1																I/O143 I5	I/O158 I0	I/O173 L7	GND
P	I/O7 D2	I/O22 D3	I/O39 D4	VCC																VCC	I/O159 I4	I/O174 I1	I/O188 L2
R	GND	I/O23 D5	I/O40 D6	I/O54 D7																I/O144 K5	I/O160 K0	I/O175 I3	GND
T	I/O8 B3	I/O24 B0	I/O41 B7	TCK																TMS	I/O161 K4	I/O176 K1	I/O189 I2
U	I/O9 B4	I/O25 B1	I/O42 B6	VCC	VCC	I/O67 C0	VCC	I/O80 F0	I/O87 E5	I/O93 E2	I/O99 H2	I/O105 H5	I/O112 G0	VCC	I/O125 J1	VCC	VCC	I/O162 K7	I/O177 K2	I/O190 I6	U		
V	I/O10 B5	I/O26 B2	VCC	I/O55 C5	I/O61 C2	I/O68 C1	I/O73 F4	I/O81 F1	I/O88 E4	I/O94 E1	I/O100 H1	I/O106 H4	I/O113 G1	I/O119 G4	I/O126 J0	I/O131 J2	I/O145 J5	VCC	I/O178 K3	I/O191 I7	V		
W	GND	I/O27 C7	I/O43 C6	I/O56 C3	I/O62 F7	I/O69 F5	I/O74 F3	I/O82 E7	I/O89 E3	I/O95 E0	I/O101 H0	I/O107 H3	I/O114 H7	I/O120 G3	I/O127 G5	I/O132 G7	I/O146 J4	I/O163 J6	I/O179 J7	GND	W		
Y	GND	GND	GND	I/O57 C4	I/O63 F6	GND	I/O75 F2	I/O83 E6	GND	GND	GND	GND	I/O115 H6	I/O121 G2	GND	I/O133 G6	I/O147 J3	GND	I/O180 K6	GND	Y		

20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

17466G-046

## ispMACH 4A PRODUCT ORDERING INFORMATION

### ispMACH 4A Devices Commercial and Industrial - 3.3V and 5V

Lattice programmable logic products are available with several ordering options. The order number (Valid Combination) is formed by a combination of:

M4A3-	256 / 128	-7	Y	C	T <sub>48</sub>	= 48-pin TQFP for M4A3-32/32 or M4A3-64/32 M4A5-32/32 or M4A5-64/32
<b>FAMILY TYPE</b>						<b>OPERATING CONDITIONS</b>
M4A3- = ispMACH 4A Family Low Voltage Advanced Feature (3.3-V V <sub>CC</sub> )						C = Commercial (0°C to +70°C)
M4A5- = ispMACH 4A Family Advanced Feature (5-V V <sub>CC</sub> )						I = Industrial (-40°C to +85°C)
<b>MACROCELL DENSITY</b>						<b>PACKAGE TYPE</b>
32 = 32 Macrocells	192 = 192 Macrocells					SA = Ball Grid Array (BGA)
64 = 64 Macrocells	256 = 256 Macrocells					J = Plastic Leaded Chip Carrier (PLCC)
96 = 96 Macrocells	384 = 384 Macrocells					JN = Lead-free Plastic Leaded Chip Carrier (PLCC)
128 = 128 Macrocells	512 = 512 Macrocells					V = Thin Quad Flat Pack (TQFP)
<b>I/Os</b>						VN = Lead-free Thin Quad Flat Pack (TQFP)
/32 = 32 I/Os in 44-pin PLCC, 44-pin TQFP or 48-pin TQFP						Y = Plastic Quad Flat Pack (PQFP)
/48 = 48 I/Os in 100-pin TQFP						YN = Lead-free Plastic Quad Flat Pack (PQFP)
/64 = 64 I/Os in 100-pin TQFP, 100-pin PQFP, or 100-ball caBGA						FA = Fine-pitch Ball Grid Array (fpBGA)
/96 = 96 I/Os in 144-pin TQFP or 144-ball fpBGA						FAN = Lead-free Fine-pitch Ball Grid Array (fpBGA)
/128 = 128 I/Os in 208-pin PQFP, 256-ball BGA or 256-ball fpBGA						CA = Chip-array Ball Grid Array (caBGA)
/160 = 160 I/Os in 208-pin PQFP						
/192 = 192 I/Os in 256-ball BGA or 256-ball fpBGA						
/256 = 256 I/Os in 388-ball fpBGA						
<b>SPEED</b>						
						-5 = 5.0 ns t <sub>PD</sub>
						-55 = 5.5 ns t <sub>PD</sub>
						-6 = 6.0 ns t <sub>PD</sub>
						-65 = 6.5 ns t <sub>PD</sub>
						-7 = 7.5 ns t <sub>PD</sub>
						-10 = 10 ns t <sub>PD</sub>
						-12 = 12 ns t <sub>PD</sub>
						-14 = 14 ns t <sub>PD</sub>

\*Package obsolete, contact factory.

### Conventional Packaging

3.3V Commercial Combinations		
M4A3-32/32	-5, -7, -10	JC, VC, VC48
M4A3-64/32		JC, VC, VC48
M4A3-64/64		VC
M4A3-96/48		VC
M4A3-128/64		YC, VC, CAC
M4A3-192/96	-6, -7, -10	VC, FAC
M4A3-256/128	-55, -65 <sup>1</sup> , -7, -10	YC, FAC, SAC
M4A3-256/160		YC
M4A3-256/192	-7, -10	FAC
M4A3-384/160		YC
M4A3-384/192	-65, -10, -12	SAC, FAC
M4A3-512/160		YC
M4A3-512/192	-7, -10, -12	FAC
M4A3-512/256		FAC

3.3V Industrial Combinations		
M4A3-32/32		JI, VI, VI48
M4A3-64/32		JI, VI, VI48
M4A3-64/64		VI
M4A3-96/48		VI
M4A3-128/64		YI, VI, CAI
M4A3-192/96		VI, FAI
M4A3-256/128		YI, FAI, SAI
M4A3-256/160		YI
M4A3-256/192	-10, -12	FAI
M4A3-384/160		YI
M4A3-384/192		FAI
M4A3-512/160		YI
M4A3-512/192	-10, -12, -14	FAI
M4A3-512/256		FAI

1. Use 5.5ns for new designs.