

Welcome to E-XFL.COM

#### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

**Applications of Embedded - CPLDs** 

#### Details

Product Status	Not For New Designs
Programmable Type	In System Programmable
Delay Time tpd(1) Max	5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	32
Number of Gates	-
Number of I/O	32
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/m4a3-32-32-5vnc48

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.3 V Devices								
Feature	M4A3-32	M4A3-64	M4A3-96	M4A3-128	M4A3-192	M4A3-256	M4A3-384	M4A3-512
Macrocells	32	64	96	128	192	256	384	512
User I/O options	32	32/64	48	64	96	128/160/192	160/192	160/192/256
t <sub>PD</sub> (ns)	5.0	5.5	5.5	5.5	6.0	5.5	6.5	7.5
f <sub>CNT</sub> (MHz)	182	167	167	167	160	167	154	125
t <sub>COS</sub> (ns)	4.0	4.0	4.0	4.0	4.5	4.0	4.5	5.5
t <sub>SS</sub> (ns)	3.0	3.5	3.5	3.5	3.5	3.5	3.5	5.0
Static Power (mA)	20	25/52	40	55	85	110/150	149/155	179
JTAG Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PCI Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

### Table 1. ispMACH 4A Device Features

5 V Devices						
Feature	M4A5-32	M4A5-64	M4A5-96	M4A5-128	M4A5-192	M4A5-256
Macrocells	32	64	96	128	192	256
User I/O options	32	32	48	64	96	128
t <sub>PD</sub> (ns)	5.0	5.5	5.5	5.5	6.0	6.5
f <sub>CNT</sub> (MHz)	182	167	167	167	160	154
t <sub>COS</sub> (ns)	4.0	4.0	4.0	4.0	4.5	5.0
t <sub>SS</sub> (ns)	3.0	3.5	3.5	3.5	3.5	3.5
Static Power (mA)	20	25	40	55	74	110
JTAG Compliant	Yes	Yes	Yes	Yes	Yes	Yes
PCI Compliant	Yes	Yes	Yes	Yes	Yes	Yes

The ispMACH 4A family offers 20 density-I/O combinations in Thin Quad Flat Pack (TQFP), Plastic Quad Flat Pack (PQFP), Plastic Leaded Chip Carrier (PLCC), Ball Grid Array (BGA), fine-pitch BGA (fpBGA), and chip-array BGA (caBGA) packages ranging from 44 to 388 pins (Table 3). It also offers I/O safety features for mixed-voltage designs so that the 3.3-V devices can accept 5-V inputs, and 5-V devices do not overdrive 3.3-V inputs. Additional features include Bus-Friendly inputs and I/Os, a programmable power-down mode for extra power savings and individual output slew rate control for the highest speed transition or for the lowest noise transition.

				3.3 V Devices				
Package	M4A3-32	M4A3-64	M4A3-96	M4A3-128	M4A3-192	M4A3-256	M4A3-384	M4A3-512
44-pin PLCC	32+2	32+2						
44-pin TQFP	32+2	32+2						
48-pin TQFP	32+2	32+2						
100-pin TQFP		64+6	48+8	64+6				
100-pin PQFP				64+6				
100-ball caBGA				64+6				
144-pin TQFP					96+16			
144-ball fpBGA					96+16			
208-pin PQFP						128+14, 160	160	160
256-ball fpBGA						128+14, 192	192	192
256-ball BGA						128+14	192	
388-ball fpBGA								256

Table 3. ispMACH 4A Package and I/O Options (	Number of I/Os and dedicated inputs in Table)
---	---

			5 V Devices			
Package	M4A5-32	M4A5-64	M4A5-96	M4A5-128	M4A5-192	M4A5-256
44-pin PLCC	32+2	32+2				
44-pin TQFP	32+2	32+2				
48-pin TQFP	32+2	32+2				
100-pin TQFP			48+8	64+6		
100-pin PQFP				64+6		
144-pin TQFP					96+16	
208-pin PQFP						128+14



## FUNCTIONAL DESCRIPTION

The fundamental architecture of ispMACH 4A devices (Figure 1) consists of multiple, optimized PAL<sup>®</sup> blocks interconnected by a central switch matrix. The central switch matrix allows communication between PAL blocks and routes inputs to the PAL blocks. Together, the PAL blocks and central switch matrix allow the logic designer to create large designs in a single device instead of having to use multiple devices.

The key to being able to make effective use of these devices lies in the interconnect schemes. In the ispMACH 4A architecture, the macrocells are flexibly coupled to the product terms through the logic allocator, and the I/O pins are flexibly coupled to the macrocells due to the output switch matrix. In addition, more input routing options are provided by the input switch matrix. These resources provide the flexibility needed to fit designs efficiently.




Figure 1. ispMACH 4A Block Diagram and PAL Block Structure

### Notes:

- 1. 16 for ispMACH 4A devices with 1:1 macrocell-I/O cell ratio (see next page).
- 2. Block clocks do not go to I/O cells in M4A(3,5)-32/32.
- 3. M4A(3,5)-192, M4A(3,5)-256, M4A3-384, and M4A3-512 have dedicated clock pins which cannot be used as inputs and do not connect to the central switch matrix.



## **Product-Term Array**

The product-term array consists of a number of product terms that form the basis of the logic being implemented. The inputs to the AND gates come from the central switch matrix (Table 5), and are provided in both true and complement forms for efficient logic implementation.

Device	Number of Inputs to PAL Block
M4A3-32/32 and M4A5-32/32	33
M4A3-64/32 and M4A5-64/32	33
M4A3-64/64	33
M4A3-96/48 and M4A5-96/48	33
M4A3-128/64 and M4A5-128/64	33
M4A3-192/96 and M4A5-192/96	34
M4A3-256/128 and M4A5-256/128	34
M4A3-256/160 and M4A3-256/192	36
M4A3-384	36
M4A3-512	36

**Table 5. PAL Block Inputs** 

## **Logic Allocator**

Within the logic allocator, product terms are allocated to macrocells in "product term clusters." The availability and distribution of product term clusters are automatically considered by the software as it fits functions within a PAL block. The size of a product term cluster has been optimized to provide high utilization of product terms, making complex functions using many product terms possible. Yet when few product terms are used, there will be a minimal number of unused—or wasted—product terms left over. The product term clusters available to each macrocell within a PAL block are shown in Tables 6 and 7.

Each product term cluster is associated with a macrocell. The size of a cluster depends on the configuration of the associated macrocell. When the macrocell is used in synchronous mode


(Figure 2a), the basic cluster has 4 product terms. When the associated macrocell is used in asynchronous mode (Figure 2b), the cluster has 2 product terms. Note that if the product term cluster is routed to a different macrocell, the allocator configuration is not determined by the mode of the macrocell actually being driven. The configuration is always set by the mode of the macrocell that the cluster will drive if not routed away, regardless of the actual routing.

In addition, there is an extra product term that can either join the basic cluster to give an extended cluster, or drive the second input of an exclusive-OR gate in the signal path. If included with the basic cluster, this provides for up to 20 product terms on a synchronous function that uses four extended 5-product-term clusters. A similar asynchronous function can have up to 18 product terms.


When the extra product term is used to extend the cluster, the value of the second XOR input can be programmed as a 0 or a 1, giving polarity control. The possible configurations of the logic allocator are shown in Figures 3 and 4.




The flip-flop can be configured as a D-type or T-type latch. J-K or S-R registers can be synthesized. The primary flip-flop configurations are shown in Figure 6, although others are possible. Flip-flop functionality is defined in Table 8. Note that a J-K latch is inadvisable as it will cause oscillation if both J and K inputs are HIGH.




a. D-type with XOR




b. D-type with programmable D polarity




c. Latch with XOR




e. T-type with programmable T polarity



d. Latch with programmable D polarity



f. Combinatorial with XOR



g. Combinatorial with programmable polarity

17466G-011

**Figure 6. Primary Macrocell Configurations** 



## **Output Switch Matrix**

The output switch matrix allows macrocells to be connected to any of several I/O cells within a PAL block. This provides high flexibility in determining pinout and allows design changes to occur without effecting pinout.

In ispMACH 4A devices with 2:1 Macrocell-I/O cell ratio, each PAL block has twice as many macrocells as I/O cells. The ispMACH 4A output switch matrix allows for half of the macrocells to drive I/O cells within a PAL block, in combinations according to Figure 9. Each I/O cell can choose from eight macrocells; each macrocell has a choice of four I/O cells. The ispMACH 4A devices with 1:1 Macrocell-I/O cell ratio allow each macrocell to drive one of eight I/O cells (Figure 9).




Figure 9. ispMACH 4A Output Switch Matrix

Macrocell	Routable to I/O Cells
M0, M1	I/00, I/05, I/06, I/07
M2, M3	I/00, I/01, I/06, I/07
M4, M5	I/00, I/01, I/02, I/07
M6, M7	I/00, I/01, I/02, I/03
M8, M9	I/01, I/02, I/03, I/04
M10, M11	I/02, I/03, I/04, I/05



## **Input Switch Matrix**

The input switch matrix (Figures 12 and 13) optimizes routing of inputs to the central switch matrix. Without the input switch matrix, each input and feedback signal has only one way to enter the central switch matrix. The input switch matrix provides additional ways for these signals to enter the central switch matrix.






Figure 12. ispMACH 4A with 2:1 Macrocell-I/O Cell Ratio - Input Switch Matrix

17466G-003 Figure 13. ispMACH 4A with 1:1 Macrocell-I/O Cell Ratio - Input Switch Matrix

## ispMACH 4A TIMING MODEL

The primary focus of the ispMACH 4A timing model is to accurately represent the timing in a ispMACH 4A device, and at the same time, be easy to understand. This model accurately describes all combinatorial and registered paths through the device, making a distinction between internal feedback and external feedback. A signal uses internal feedback when it is fed back into the switch matrix or block without having to go through the output buffer. The input register specifications are also reported as internal feedback. When a signal is fed back into the switch matrix after having gone through the output buffer, it is using external feedback.

The parameter,  $t_{BUF}$ , is defined as the time it takes to go from feedback through the output buffer to the I/O pad. If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is followed by an "i". By adding  $t_{BUF}$  to this internal parameter, the external parameter is derived. For example,  $t_{PD} = t_{PDi} + t_{BUF}$ . A diagram representing the modularized ispMACH 4A timing model is shown in Figure 15. Refer to the application note entitled *MACH 4 Timing and High Speed Design* for a more detailed discussion about the timing parameters.




Figure 15. ispMACH 4A Timing Model

17466G-025

# SPEEDLOCKING FOR GUARANTEED FIXED TIMING

The ispMACH 4A architecture allows allocation of up to 20 product terms to an individual macrocell with the assistance of an XOR gate without incurring additional timing delays.

The design of the switch matrix and PAL blocks guarantee a fixed pin-to-pin delay that is independent of the logic required by the design. Other competitive CPLDs incur serious timing delays as product terms expand beyond their typical 4 or 5 product term limits. Speed *and* SpeedLocking combine to give designs easy access to the performance required in today's designs.



## **IEEE 1149.1-COMPLIANT BOUNDARY SCAN TESTABILITY**

All ispMACH 4A devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more complete board-level testing.

# **IEEE 1149.1-COMPLIANT IN-SYSTEM PROGRAMMING**

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality, and the ability to make in-field modifications. All ispMACH 4A devices provide In-System Programming (ISP) capability through their Boundary ScanTest Access Ports. This capability has been implemented in a manner that ensures that the port remains compliant to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, customers get the benefit of a standard, well-defined interface.

ispMACH 4A devices can be programmed across the commercial temperature and voltage range. The PCbased ispVM<sup>™</sup> software facilitates in-system programming of ispMACH 4A devices. ispVM takes the JEDEC file output produced by the design implementation software, along with information about the JTAG chain, and creates a set of vectors that are used to drive the JTAG chain. ispVM software can use these vectors to drive a JTAG chain via the parallel port of a PC. Alternatively, ispVM software can output files in formats understood by common automated test equipment. This equpment can then be used to program ispMACH 4A devices during the testing of a circuit board.

# PCI COMPLIANT

ispMACH 4A devices in the -5/-55/-6/-65/-7/-10/-12 speed grades are compliant with the *PCI Local Bus Specification* version 2.1, published by the PCI Special Interest Group (SIG). The 5-V devices are fully PCI-compliant. The 3.3-V devices are mostly compliant but do not meet the PCI condition to clamp the inputs as they rise above V<sub>CC</sub> because of their 5-V input tolerant feature.

# SAFE FOR MIXED SUPPLY VOLTAGE SYSTEM DESIGNS

Both the 3.3-V and 5-V V<sub>CC</sub> ispMACH 4A devices are safe for mixed supply voltage system designs. The 5-V devices will not overdrive 3.3-V devices above the output voltage of 3.3 V, while they accept inputs from other 3.3-V devices. The 3.3-V device will accept inputs up to 5.5 V. Both the 5-V and 3.3-V versions have the same high-speed performance and provide easy-to-use mixed-voltage design capability.


# PULL UP OR BUS-FRIENDLY INPUTS AND I/Os

All ispMACH 4A devices have inputs and I/Os which feature the Bus-Friendly circuitry incorporating two inverters in series which loop back to the input. This double inversion weakly holds the input at its last driven logic state. While it is good design practice to tie unused pins to a known state, the Bus-Friendly input structure pulls pins away from the input threshold voltage where noise can cause high-frequency switching. At power-up, the Bus-Friendly latches are reset to a logic level "1." For the circuit diagram, please refer to the document entitled *MACH Endurance Characteristics* on the Lattice Data Book CD-ROM or Lattice web site.

All ispMACH 4A devices have a programmable bit that configures all inputs and I/Os with either pull-up or Bus-Friendly characteristics. If the device is configured in pull-up mode, all inputs and I/O pins are




# BLOCK DIAGRAM – M4A(3,5)-64/32



17466H-020

## BLOCK DIAGRAM - M4A3-64/64



17466H-020A

## **ABSOLUTE MAXIMUM RATINGS**

## M4A5

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +100°C
Device Junction Temperature+130°C
Supply Voltage with Respect to Ground
DC Input Voltage
Static Discharge Voltage 2000 V
Latchup Current (T <sub>A</sub> = -40°C to +85°C)200 mA
Straccas above these listed under Absolute Maximum Patings may cause per

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

# **OPERATING RANGES**

### **Commercial (C) Devices**

$ \begin{array}{l} \mbox{Ambient Temperature (T_A)} \\ \mbox{Operating in Free Air} \dots & 0^{\circ}\mbox{C to } +70^{\circ}\mbox{C} \end{array} $	
Supply Voltage (V_CC) with Respect to Ground	

## Industrial (I) Devices

Ambient Temperature (T <sub>A</sub> )
Operating in Free Air40°C to +85°C
Supply Voltage (V <sub>CC</sub> )
with Respect to Ground

Operating ranges define those limits between which the functionality of the device is guaranteed.

# **5-V DC CHARACTERISTICS OVER OPERATING RANGES**

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V	Output HIGH Voltage	$I_{OH}=-3.2$ mA, $V_{CC}=$ Min, $V_{IN}=V_{IH} or  V_{IL}$	2.4			V
V <sub>OH</sub>	output mon voltage	$I_{OH}$ = -100 $\mu\text{A},V_{CC}$ = Max, $V_{IN}$ = $V_{IH}\text{or}V_{IL}$		3.3	3.6	V
V <sub>OL</sub>	Output LOW Voltage	$I_{OL} = 24$ mA, $V_{CC} = Min,  V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 1)			0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)	2.0			V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)			0.8	V
I <sub>IH</sub>	Input HIGH Leakage Current	$V_{IN} = 5.25$ V, $V_{CC} = Max$ (Note 3)			10	μA
I <sub>IL</sub>	Input LOW Leakage Current	$V_{IN} = 0$ V, $V_{CC} = Max$ (Note 3)			-10	μA
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25$ V, $V_{CC} = Max,  V_{IN} = V_{IH}  or  V_{IL}$ (Note 3)			10	μA
I <sub>OZL</sub>	Off-State Output Leakage Current LOW	$V_{OUT}=0$ V, $V_{CC}=Max$ , $V_{IN}=V_{IH} \mbox{ or } V_{IL}$ (Note 3)			-10	μA
I <sub>SC</sub>	Output Short-Circuit Current	$V_{OUT} = 0.5$ V, $V_{CC} = Max$ (Note 4)	-30		-160	mA

### Notes:

1. Total I<sub>OL</sub> for one PAL block should not exceed 64 mA.

2. These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.

3. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).

4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5 V$  has been chosen to avoid test problems caused by tester ground degradation.


#### is pMACH 4A TIMING PARAMETERS OVER OPERATING RANGES $^{\rm 1}$

		-5		-55		-	6	-65		-	-7 -		-10		-12		-14	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input	Register Delays with ZHT Option:																	
t <sub>SIRZ</sub>	Input register setup time - ZHT	6.0		6.0		6.0		6.0		6.0		6.0		6.0		6.0		ns
t <sub>HIRZ</sub>	Input register hold time - ZHT	0.0		0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
	Latch Delays with ZHT Option:																	
t <sub>SILZ</sub>	Input latch setup time - ZHT	6.0		6.0		6.0		6.0		6.0		6.0		6.0		6.0		ns
t <sub>HIIZ</sub>	Input latch hold time - ZHT	0.0		0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t <sub>PDIL</sub> Zi	Transparent input latch to internal feedback - ZHT		6.0		6.0		6.0		6.0		6.0		6.0		6.0		6.0	ns
Outpu	ıt Delays:																	
t <sub>BUF</sub>	Output buffer delay		1.5		1.5		1.8		2.0		2.5		3.0		3.0		3.0	ns
t <sub>SIW</sub>	Slow slew rate delay adder		2.5		2.5		2.5		2.5		2.5		2.5		2.5		2.5	ns
t <sub>EA</sub>	Output enable time		7.5		7.5		8.5		8.5		9.5		10.0		12.0		15.0	ns
t <sub>ER</sub>	Output disable time		7.5		7.5		8.5		8.5		9.5		10.0		12.0		15.0	ns
Power	r Delay:																	
t <sub>PL</sub>	Power-down mode delay adder		2.5		2.5		2.5		2.5		2.5		2.5		2.5		2.5	ns
Reset	and Preset Delays:																	
t <sub>SRi</sub>	Asynchronous reset or preset to internal register output		7.5		7.7		8.0		8.0		9.5		11.0		13.0		16.0	ns
t <sub>SR</sub>	Asynchronous reset or preset to register output		9.0		9.2		10.0		10.0		12.0		14.0		16.0		19.0	ns
t <sub>SRR</sub>	Asynchronous reset and preset register recovery time	7.0		7.0		7.5		7.5		8.0		8.0		10.0		15.0		ns
t <sub>SRW</sub>	Asynchronous reset or preset width	7.0		7.0		8.0		8.0		10.0		10.0		12.0		15.0		ns
Clock	/LE Width:																	
t <sub>WLS</sub>	Global clock width low	2.0		2.0		2.5		2.5		3.0		4.0		5.0		6.0		ns
t <sub>WHS</sub>	Global clock width high	2.0		2.0		2.5		2.5		3.0		4.0		5.0		6.0		ns
t <sub>WLA</sub>	Product term clock width low	3.0		3.0		3.5		3.5		4.0		5.0		8.0		9.0		ns
t <sub>WHA</sub>	Product term clock width high	3.0		3.0		3.5		3.5		4.0		5.0		8.0		9.0		ns
t <sub>GWS</sub>	Global gate width low (for low transparent) or high (for high transparent)	4.0		4.0		4.5		4.5		5.0		5.0		6.0		6.0		ns
t <sub>GWA</sub>	Product term gate width low (for low transparent) or high (for high transparent)	4.0		4.0		4.5		4.5		5.0		5.0		6.0		9.0		ns
t <sub>WIRL</sub>	Input register clock width low	3.0		3.0		3.5		3.5		4.0		5.0		6.0		6.0		ns
t <sub>WIRH</sub>	Input register clock width high	3.0		3.0		3.5		3.5		4.0		5.0		6.0		6.0		ns
t <sub>WIL</sub>	Input latch gate width	4.0		4.0		4.5		4.5		5.0		5.0		6.0		6.0		ns



# I<sub>CC</sub> vs. FREQUENCY

These curves represent the typical power consumption for a particular device at system frequency. The selected "typical" pattern is a 16-bit up-down counter. This pattern fills the device and exercises every macrocell. Maximum frequency shown uses internal feedback and a D-type register. Power/Speed are optimized to obtain the highest counter frequency and the lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to lowest power.






## 44-PIN PLCC CONNECTION DIAGRAM (M4A(3,5)-32/32 AND M4A(3,5)-64/32)

44-Pin PLCC

### **Top View**




17466G-026

- CLK/I = Clock or Input
- GND = Ground
- I/O = Input/Output
- $V_{CC}$  = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out



## 44-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-32/32 AND M4A(3,5)-64/32)

### **Top View**




- CLK/I = Clock or Input
- GND = Ground
- I/O = Input/Output
- $V_{CC}$  = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out

## 48-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-32/32 AND M4A(3,5)-64/32)

### **Top View**

48-Pin TQFP (1.4mm Thickness)



- CLK/I = Clock or Input
- GND = Ground
- I/O = Input/Output
- $V_{CC}$  = Supply Voltage
- NC = No Connect
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out



## 100-PIN TQFP CONNECTION DIAGRAM (M4A3-64/64 AND M4A(3,5)-128/64)

### **Top View**

100-Pin TQFP M4A3-128/64 M4A5-128/64 A12 A12 A10 A10 A2 A2 A2 A2 A2 A2 M4A3-64/64 B F Ó 1 75 74 2 3 4 I/O8 \_\_\_\_ B7 73 A1 B6 A3 I/O9 \_\_\_\_ 72 1/O55 D1 G7 B5 A5 I/O10 \_\_\_\_ 5 71 1/O54 D3 G6 B4 B3 70 69 1/053 1/052 D5 D7 G5 G4 A7 I/011 \_\_\_\_ 6 7 A9 I/012 \_\_\_\_ B2 1/051 D9 G3 A11 I/O13 \_\_\_\_ 68 8 B1 I/014 💷 HTT 1/050 D11 G2 A13 9 67 I/O49 III I/O48 III I4/CLK3 B0 A15 I/O15 💷 10 66 D13 G1 I0/CLK0 11 65 D15 G0 12 64 13 63 I/O Cell UND VCC 111 13/CLK2 111 1/047 I1/CLK1 14 62 C0 B15 I/O16 🗆 🗆 15 61 60 59 F0 C1 C2 C3 C4 C5 C6 C7 B13 1/017 16 17 C15 PAL Block 1/046 C13 C11 I/O18 \_\_\_\_ F1 B11 I/O19 💷 18 58 1/045 F2 В9 Β7 I/O20 \_\_\_\_ 19 57 └── I/O44 C9 F3 1/043 1/042 C7 C5 C3 B5 I/O21 \_\_\_\_ 20 56 F4 1/022 21 22 55 54 F5 B3 B1 1/023 -----I/041 F6 TMS CTT 23 53 1/O40 C1 F7 24 25 тск 💷 52 51 HHHH GND GND (0224) (0224) (0226) (0230) (0231) (0231) (0231) (0231) (0231) (0232) (0232) (0232) (0232) (0232) (0232) (0232) (0232) (0232) (0232) (0232) (0232) (0232) (022) (022) 17466G-032a E0 E1 E2 E3 E5 E7 E7 

- CLK/I = Clock or Input
- GND = Ground
- I = Input
- I/O = Input/Output
- $V_{CC}$  = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out
- $\overline{\text{TRST}}$  = Test Reset
- $\overline{\text{ENABLE}} = \text{Program}$

# 100-BALL caBGA CONNECTION DIAGRAM (M4A3-128/64)

### **Bottom View**

### 100-Ball caBGA

	10	9	8	7	6	5	4	3	2	1	
A	GND	I/O63 H7	I/O60 H4	I/O57 H1	GND	GND	I/O1 A1	I/O4 A4	I/O7 A7	GND	A
в	TRST	GND	I/O61 H5	15	VCC	I/O0 A0	I/O6 A6	GND	TDI	I/O15 B7	в
с	I/O53 G5	TDO	I/O62 H6	I/O58 H2	I/O56 H0	I/O2 A2	GND	I/O14 B6	l/O13 B5	I/O12 B4	с
D	I/O50 G2	I/O55 G7	GND	I/O59 H3	I/O3 A3	I/O5 A5	I/O11 B3	I/O10 B2	CLK0/I0	I/O9 B1	D
Е	CLK3/I4	I/O49 G1	I/O51 G3	I/O54 G6	VCC	I/O16 C0	I/O20 C4	I/O8 B0	VCC	GND	Е
F	GND	VCC	I/O40 F0	I/O52 G4	I/O48 G0	VCC	I/O22 C6	I/O19 C3	I/O17 C1	CLK1/I1	F
G	I/O41 F1	CLK2/I3	I/O42 F2	I/O43 F3	I/O37 E5	I/O35 E3	I/O27 D3	GND	I/O23 C7	I/O18 C2	G
н	I/O44 F4	I/O45 F5	I/O46 F6	GND	I/O34 E2	I/O24 D0	I/O26 D2	I/O30 D6	тск	I/O21 C5	н
J	I/O47 F7	ENABLE	GND	I/O38 E6	I/O32 E0	VCC	12	I/O29 D5	GND	TMS	J
к	GND	I/O39 E7	I/O36 E4	I/O33 E1	GND	GND	I/O25 D1	I/O28 D4	I/O31 D7	GND	к
	10	9	8	7	6	5	4	3	2	1	

#### **PIN DESIGNATIONS**

ENABLE = Program	CLK GND I I/O N/C VCC TDI TCK TMS TDO TRST ENABLE		Ground Input Input/Output No Connect Supply Voltage Test Data In Test Clock Test Mode Select Test Data Out	c
		_	Drogrom	
	TRST	=	Test Reset	
	TDO	=	Test Data Out	С
TRST = Test Reset	TMS	=	Test Mode Select	-
TDO=Test Data OutCTRST=Test Reset	TCK	=	Test Clock	
TMS=Test Mode SelectTDO=Test Data OutCTRST=Test Reset	TDI	=	Test Data In	
TCK = Test Clock TMS = Test Mode Select TDO = Test Data Out C TRST = Test Reset	VCC			
TDI       = Test Data In         TCK       = Test Clock         TMS       = Test Mode Select         TDO       = Test Data Out       C         TRST       = Test Reset       Image: Constraint of the select	N/C	=	No Connect	
VCC=Supply VoltageTDI=Test Data InTCK=Test ClockTMS=Test Mode SelectTDO=Test Data OutTRST=Test Reset	I/O			
N/C=No ConnectVCC=Supply VoltageTDI=Test Data InTCK=Test ClockTMS=Test Mode SelectTDO=Test Data OutTRST=Test Reset	I	=	Input	
I/O=Input/OutputN/C=No ConnectVCC=Supply VoltageTDI=Test Data InTCK=Test ClockTMS=Test Mode SelectTDO=Test Data OutCTRST=Test Reset	GND	=	Ground	
I = Input I/O = Input/Output N/C = No Connect VCC = Supply Voltage TDI = Test Data In TCK = Test Clock TMS = Test Mode Select TDO = Test Data Out C TRST = Test Reset	CLK	=	Clock	
$\begin{array}{rcl} GND & = & Ground \\ I & = & Input \\ I/O & = & Input/Output \\ N/C & = & No Connect \\ VCC & = & Supply Voltage \\ TDI & = & Test Data In \\ TCK & = & Test Clock \\ TMS & = & Test Mode Select \\ TDO & = & Test Data Out \\ \hline TRST & = & Test Reset \\ \end{array}$				



17466G-100cabga



## 144-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-192/96)

### **Top View**

144-Pin TQFP 8888889989898 7654527 1/095 1/094 1/092 1/090 1/090 1/088 1/088 1/088 H П Г B B H **H**E H B 108 107 GND \_\_\_\_  $\begin{array}{c}1\\2&3&4\\5&6&7\\8&9&10\\1&1&2\\1&3&1&4\\1&5&1&6\\1&7&1&8\\19\end{array}$ 106 105 104 D7 D6 D5 D4 D3 D2 D1 D0 I/01 \_\_\_\_ I/071 K0 I/O2 1/070 K1 I/O3 \_\_\_\_ 103 102 K2 K3 I/O69 \_\_\_\_\_ I/O68 I/O4 \_\_\_\_ I/O5 101 100 I/O67 K4 K5 I/O6 I/07 \_\_\_\_ 99 98 K6 K7 I/O65 I/O64 12 13 \_\_\_\_ 97 96 95 С 7 94 93 92 91 90 89 88 \_\_\_\_ I11 C7 C6 C5 C4 C3 C2 C1 C0 110 1/O63 I/O9 \_\_\_\_\_ I/O10 \_\_\_\_ J0 J1 J2 J3 J4 J5 J6 I/O62 I/O11 \_\_\_\_ I/O61 I/O Cell I/O12 \_\_\_\_\_ I/O13 \_\_\_\_ 20 21 I/O60 87 86 1/058 I/014 \_\_\_\_ 22 23 24 25 26 27 28 29 30 31 32 I/O15 PAL Block 85 84 \_\_\_\_ I/O56 J7 V<sub>CC</sub> \_\_\_\_\_ 83 82 81 E7 E6 E5 E4 E3 E2 E1 10 1/017 I/O18 I/054 |1 |2 |3 |4 |5 I/O19 \_\_\_\_ 80 79 78 77 76 75 74 73 I/053 I/052 I/O20 I/O21 \_\_\_\_\_ I/O22 \_\_\_\_ I/O51 E0 I/O23 \_\_\_\_ 33 34 35 I/O49 16 17 I/O48 GND \_\_\_\_ 36 333ΗH HH Ħ H H H H ΗH H H Ħ B GUK2 CLK2 CLK2 GND 1/025 1/025 1/026 1/028 1/028 1/029 1/030 10 <u>8</u>  $G_{1}^{0}$ 48555555 17466G-033

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- V<sub>CC</sub> = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out