



Welcome to [E-XFL.COM](#)

## Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## **Applications of Embedded - CPLDs**

### **Details**

|                                 |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Programmable Type               | In System Programmable  |
| Delay Time tpd(1) Max           | 14 ns   |
| Voltage Supply - Internal       | 3V ~ 3.6V   |
| Number of Logic Elements/Blocks | -   |
| Number of Macrocells            | 384   |
| Number of Gates                 | -   |
| Number of I/O                   | 160   |
| Operating Temperature           | -40°C ~ 85°C (TA)   |
| Mounting Type                   | Surface Mount   |
| Package / Case                  | 208-BFQFP   |
| Supplier Device Package         | 208-PQFP (28x28)  |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/m4a3-384-160-14yi">https://www.e-xfl.com/product-detail/lattice-semiconductor/m4a3-384-160-14yi</a> |

The ispMACH 4A family offers 20 density-I/O combinations in Thin Quad Flat Pack (TQFP), Plastic Quad Flat Pack (PQFP), Plastic Leaded Chip Carrier (PLCC), Ball Grid Array (BGA), fine-pitch BGA (fpBGA), and chip-array BGA (caBGA) packages ranging from 44 to 388 pins (Table 3). It also offers I/O safety features for mixed-voltage designs so that the 3.3-V devices can accept 5-V inputs, and 5-V devices do not overdrive 3.3-V inputs. Additional features include Bus-Friendly inputs and I/Os, a programmable power-down mode for extra power savings and individual output slew rate control for the highest speed transition or for the lowest noise transition.

**Table 3. ispMACH 4A Package and I/O Options (Number of I/Os and dedicated inputs in Table)**

| 3.3 V Devices  |         |         |         |          |          |             |          |          |
|----------------|---------|---------|---------|----------|----------|-------------|----------|----------|
| Package        | M4A3-32 | M4A3-64 | M4A3-96 | M4A3-128 | M4A3-192 | M4A3-256    | M4A3-384 | M4A3-512 |
| 44-pin PLCC    | 32+2    | 32+2    |         |          |          |             |          |          |
| 44-pin TQFP    | 32+2    | 32+2    |         |          |          |             |          |          |
| 48-pin TQFP    | 32+2    | 32+2    |         |          |          |             |          |          |
| 100-pin TQFP   |         | 64+6    | 48+8    | 64+6     |          |             |          |          |
| 100-pin PQFP   |         |         |         | 64+6     |          |             |          |          |
| 100-ball caBGA |         |         |         | 64+6     |          |             |          |          |
| 144-pin TQFP   |         |         |         |          | 96+16    |             |          |          |
| 144-ball fpBGA |         |         |         |          | 96+16    |             |          |          |
| 208-pin PQFP   |         |         |         |          |          | 128+14, 160 | 160      | 160      |
| 256-ball fpBGA |         |         |         |          |          | 128+14, 192 | 192      | 192      |
| 256-ball BGA   |         |         |         |          |          | 128+14      | 192      |          |
| 388-ball fpBGA |         |         |         |          |          |             |          | 256      |

| 5 V Devices  |         |         |         |          |          |          |
|--------------|---------|---------|---------|----------|----------|----------|
| Package      | M4A5-32 | M4A5-64 | M4A5-96 | M4A5-128 | M4A5-192 | M4A5-256 |
| 44-pin PLCC  | 32+2    | 32+2    |         |          |          |          |
| 44-pin TQFP  | 32+2    | 32+2    |         |          |          |          |
| 48-pin TQFP  | 32+2    | 32+2    |         |          |          |          |
| 100-pin TQFP |         |         | 48+8    | 64+6     |          |          |
| 100-pin PQFP |         |         |         | 64+6     |          |          |
| 144-pin TQFP |         |         |         |          | 96+16    |          |
| 208-pin PQFP |         |         |         |          |          | 128+14   |

## Macrocell

The macrocell consists of a storage element, routing resources, a clock multiplexer, and initialization control. The macrocell has two fundamental modes: synchronous and asynchronous (Figure 5). The mode chosen only affects clocking and initialization in the macrocell.






Figure 5. Macrocell

In either mode, a combinatorial path can be used. For combinatorial logic, the synchronous mode will generally be used, since it provides more product terms in the allocator.


The flip-flop can be configured as a D-type or T-type latch. J-K or S-R registers can be synthesized. The primary flip-flop configurations are shown in Figure 6, although others are possible. Flip-flop functionality is defined in Table 8. Note that a J-K latch is inadvisable as it will cause oscillation if both J and K inputs are HIGH.




a. D-type with XOR




b. D-type with programmable D polarity




c. Latch with XOR




d. Latch with programmable D polarity



e. T-type with programmable T polarity




f. Combinatorial with XOR



g. Combinatorial with programmable polarity

A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility. In asynchronous mode (Figure 8), a single individual product term is provided for initialization. It can be selected to control reset or preset.



17466G-014

17466G-015

**Figure 8. Asynchronous Mode Initialization Configurations**

Note that the reset/preset swapping selection feature effects power-up reset as well. The initialization functionality of the flip-flops is illustrated in Table 9. The macrocell sends its data to the output switch matrix and the input switch matrix. The output switch matrix can route this data to an output if so desired. The input switch matrix can send the signal back to the central switch matrix as feedback.

**Table 9. Asynchronous Reset/Preset Operation**

| AR | AP | CLK/LE <sup>1</sup> | Q+          |
|----|----|---------------------|-------------|
| 0  | 0  | X                   | See Table 8 |
| 0  | 1  | X                   | 1           |
| 1  | 0  | X                   | 0           |
| 1  | 1  | X                   | 0           |

**Note:**

1. Transparent latch is unaffected by AR, AP

weakly pulled up. For the circuit diagram, please refer to the document entitled *MACH Endurance Characteristics* on the Lattice Data Book CD-ROM or Lattice web site.

## POWER MANAGEMENT

Each individual PAL block in ispMACH 4A devices features a programmable low-power mode, which results in power savings of up to 50%. The signal speed paths in the low-power PAL block will be slower than those in the non-low-power PAL block. This feature allows speed critical paths to run at maximum frequency while the rest of the signal paths operate in the low-power mode.

## PROGRAMMABLE SLEW RATE

Each ispMACH 4A device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for the higher speed transition (3 V/ns) or for the lower noise transition (1 V/ns). For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise, and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed. The slew rate is adjusted independent of power.

## POWER-UP RESET/SET

All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the control generator, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the control generator or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the  $V_{CC}$  rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed.


## SECURITY BIT

A programmable security bit is provided on the ispMACH 4A devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

## HOT SOCKETING

ispMACH 4A devices are well-suited for those applications that require hot socketing capability. Hot socketing a device requires that the device, when powered down, can tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of the powered-down MACH devices be minimal on active signals.


## BLOCK DIAGRAM – M4A(3,5)-96/48




CLK0/I0, CLK1/I1,  
CLK2/I4, CLK3/I5

17466G-021

## BLOCK DIAGRAM – M4A(3,5)-128/64




## BLOCK DIAGRAM – M4A(3,5)-192/96



17466G-067

## BLOCK DIAGRAM – M4A3-384/160, M4A3-384/192




## ispMACH 4A TIMING PARAMETERS OVER OPERATING RANGES<sup>1</sup>

|   |  | -5  |     | -55 |     | -6  |      | -65 |      | -7   |      | -10  |      | -12  |      | -14  |      | Unit |
|---|--|-----|-----|-----|-----|-----|------|-----|------|------|------|------|------|------|------|------|------|------|
|   |  | Min | Max | Min | Max | Min | Max  | Min | Max  | Min  | Max  | Min  | Max  | Min  | Max  | Min  | Max  |      |
| <b>Input Register Delays with ZHT Option:</b> |  |     |     |     |     |     |      |     |      |      |      |      |      |      |      |      |      |      |
| t <sub>SIRZ</sub>                             | Input register setup time - ZHT  | 6.0 |     | 6.0 |     | 6.0 |      | 6.0 |      | 6.0  |      | 6.0  |      | 6.0  |      | 6.0  |      | ns   |
| t <sub>HIRZ</sub>                             | Input register hold time - ZHT   | 0.0 |     | 0.0 |     | 0.0 |      | 0.0 |      | 0.0  |      | 0.0  |      | 0.0  |      | 0.0  |      | ns   |
| <b>Input Latch Delays with ZHT Option:</b>    |  |     |     |     |     |     |      |     |      |      |      |      |      |      |      |      |      |      |
| t <sub>SILZ</sub>                             | Input latch setup time - ZHT   | 6.0 |     | 6.0 |     | 6.0 |      | 6.0 |      | 6.0  |      | 6.0  |      | 6.0  |      | 6.0  |      | ns   |
| t <sub>HILZ</sub>                             | Input latch hold time - ZHT  | 0.0 |     | 0.0 |     | 0.0 |      | 0.0 |      | 0.0  |      | 0.0  |      | 0.0  |      | 0.0  |      | ns   |
| t <sub>PDIL</sub><br>Z <sub>i</sub>           | Transparent input latch to internal feedback - ZHT                               |     | 6.0 |     | 6.0 |     | 6.0  |     | 6.0  |      | 6.0  |      | 6.0  |      | 6.0  |      | 6.0  | ns   |
| <b>Output Delays:</b>                         |  |     |     |     |     |     |      |     |      |      |      |      |      |      |      |      |      |      |
| t <sub>BUF</sub>                              | Output buffer delay  |     | 1.5 |     | 1.5 |     | 1.8  |     | 2.0  |      | 2.5  |      | 3.0  |      | 3.0  |      | 3.0  | ns   |
| t <sub>SLW</sub>                              | Slow slew rate delay adder   |     | 2.5 |     | 2.5 |     | 2.5  |     | 2.5  |      | 2.5  |      | 2.5  |      | 2.5  |      | 2.5  | ns   |
| t <sub>EA</sub>                               | Output enable time   |     | 7.5 |     | 7.5 |     | 8.5  |     | 8.5  |      | 9.5  |      | 10.0 |      | 12.0 |      | 15.0 | ns   |
| t <sub>ER</sub>                               | Output disable time  |     | 7.5 |     | 7.5 |     | 8.5  |     | 8.5  |      | 9.5  |      | 10.0 |      | 12.0 |      | 15.0 | ns   |
| <b>Power Delay:</b>                           |  |     |     |     |     |     |      |     |      |      |      |      |      |      |      |      |      |      |
| t <sub>PL</sub>                               | Power-down mode delay adder  |     | 2.5 |     | 2.5 |     | 2.5  |     | 2.5  |      | 2.5  |      | 2.5  |      | 2.5  |      | 2.5  | ns   |
| <b>Reset and Preset Delays:</b>               |  |     |     |     |     |     |      |     |      |      |      |      |      |      |      |      |      |      |
| t <sub>SRI</sub>                              | Asynchronous reset or preset to internal register output                         |     | 7.5 |     | 7.7 |     | 8.0  |     | 8.0  |      | 9.5  |      | 11.0 |      | 13.0 |      | 16.0 | ns   |
| t <sub>SR</sub>                               | Asynchronous reset or preset to register output                                  |     | 9.0 |     | 9.2 |     | 10.0 |     | 10.0 |      | 12.0 |      | 14.0 |      | 16.0 |      | 19.0 | ns   |
| t <sub>SRR</sub>                              | Asynchronous reset and preset register recovery time                             | 7.0 |     | 7.0 |     | 7.5 |      | 7.5 |      | 8.0  |      | 8.0  |      | 10.0 |      | 15.0 |      | ns   |
| t <sub>SRW</sub>                              | Asynchronous reset or preset width   | 7.0 |     | 7.0 |     | 8.0 |      | 8.0 |      | 10.0 |      | 10.0 |      | 12.0 |      | 15.0 |      | ns   |
| <b>Clock/LE Width:</b>                        |  |     |     |     |     |     |      |     |      |      |      |      |      |      |      |      |      |      |
| t <sub>WLS</sub>                              | Global clock width low   | 2.0 |     | 2.0 |     | 2.5 |      | 2.5 |      | 3.0  |      | 4.0  |      | 5.0  |      | 6.0  |      | ns   |
| t <sub>WHS</sub>                              | Global clock width high  | 2.0 |     | 2.0 |     | 2.5 |      | 2.5 |      | 3.0  |      | 4.0  |      | 5.0  |      | 6.0  |      | ns   |
| t <sub>WIA</sub>                              | Product term clock width low   | 3.0 |     | 3.0 |     | 3.5 |      | 3.5 |      | 4.0  |      | 5.0  |      | 8.0  |      | 9.0  |      | ns   |
| t <sub>WHA</sub>                              | Product term clock width high  | 3.0 |     | 3.0 |     | 3.5 |      | 3.5 |      | 4.0  |      | 5.0  |      | 8.0  |      | 9.0  |      | ns   |
| t <sub>GWS</sub>                              | Global gate width low (for low transparent) or high (for high transparent)       | 4.0 |     | 4.0 |     | 4.5 |      | 4.5 |      | 5.0  |      | 5.0  |      | 6.0  |      | 6.0  |      | ns   |
| t <sub>GWA</sub>                              | Product term gate width low (for low transparent) or high (for high transparent) | 4.0 |     | 4.0 |     | 4.5 |      | 4.5 |      | 5.0  |      | 5.0  |      | 6.0  |      | 9.0  |      | ns   |
| t <sub>WIRL</sub>                             | Input register clock width low   | 3.0 |     | 3.0 |     | 3.5 |      | 3.5 |      | 4.0  |      | 5.0  |      | 6.0  |      | 6.0  |      | ns   |
| t <sub>WIRH</sub>                             | Input register clock width high  | 3.0 |     | 3.0 |     | 3.5 |      | 3.5 |      | 4.0  |      | 5.0  |      | 6.0  |      | 6.0  |      | ns   |
| t <sub>WIL</sub>                              | Input latch gate width   | 4.0 |     | 4.0 |     | 4.5 |      | 4.5 |      | 5.0  |      | 5.0  |      | 6.0  |      | 6.0  |      | ns   |

## 44-PIN PLCC CONNECTION DIAGRAM (M4A(3,5)-32/32 AND M4A(3,5)-64/32)

### Top View



17466G-026

### PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I/O = Input/Output

V<sub>CC</sub> = Supply Voltage

TDI = Test Data In


TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out

## 44-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-32/32 AND M4A(3,5)-64/32)

### Top View



### PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I/O = Input/Output

V<sub>CC</sub> = Supply Voltage

TDI = Test Data In


TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out

## 100-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-96/48)

### Top View



17466G-029

### PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I = Input

I/O = Input/Output

V<sub>CC</sub> = Supply Voltage

NC = No Connect

TDI = Test Data In


TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out

## 100-PIN PQFP CONNECTION DIAGRAM (M4A(3,5)-128/64)

### Top View



### PIN DESIGNATIONS

I/CLK = Input or Clock

GND = Ground

I = Input

I/O = Input/Output

V<sub>CC</sub> = Supply Voltage

TDI = Test Data In

TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out

TRST = Test Reset

ENABLE = Program

## 256-BALL fpBGA CONNECTION DIAGRAM (M4A3-256/192)


### Bottom View

256-Ball fpBGA

|   | 16            | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8            | 7            | 6            | 5            | 4            | 3            | 2            | 1                       |   |
|---|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|-------------------------|---|
| A | I/O167<br>N15 | I/O181<br>O13 | I/O180<br>O12 | I/O177<br>O9  | I/O174<br>O6  | I/O172<br>O4  | I/O191<br>P14 | I/O186<br>P4  | I/O1<br>A2   | I/O3<br>A6   | GCLK0        | I/O9<br>B1   | I/O13<br>B5  | I/O15<br>B7  | I/O18<br>B10 | I/O20<br>B12 <th>A</th> | A |
| B | I/O165<br>N13 | I/O166<br>N14 | I/O182<br>O14 | I/O179<br>O11 | I/O175<br>O7  | I/O173<br>O5  | I/O168<br>O0  | I/O187<br>P6  | I/O0<br>A0   | I/O5<br>A10  | I/O7<br>A14  | I/O10<br>B2  | I/O16<br>B8  | I/O19<br>B11 | I/O21<br>B13 | NC                      | B |
| C | I/O163<br>N11 | I/O164<br>N12 | NC            | I/O183<br>O15 | I/O178<br>O10 | I/O170<br>O2  | I/O171<br>O3  | I/O189<br>P10 | I/O184<br>P0 | I/O6<br>A12  | I/O12<br>B4  | I/O14<br>B6  | I/O23<br>B15 | I/O22<br>B14 | TDI          | I/O39<br>C15            | C |
| D | I/O158<br>N6  | I/O159<br>N7  | TDO           | GND           | GND           | VCC           | GND           | VCC           | GND          | GND          | VCC          | GND          | VCC          | I/O17<br>B9  | I/O38<br>C14 | I/O37<br>C13            | D |
| E | I/O156<br>N4  | NC            | I/O162<br>N10 | VCC           | I/O160<br>N8  | I/O161<br>N9  | I/O190<br>P12 | GCLK3         | I/O188<br>P8 | I/O2<br>A4   | I/O8<br>B0   | NC           | GND          | I/O36<br>C12 | I/O35<br>C11 | I/O31<br>C7             | E |
| F | I/O152<br>N0  | I/O157<br>N5  | I/O155<br>N3  | GND           | I/O154<br>N2  | I/O153<br>N1  | I/O176<br>O8  | I/O169<br>O1  | I/O185<br>P2 | I/O4<br>A8   | I/O11<br>B3  | I/O34<br>C10 | VCC          | I/O32<br>C8  | I/O30<br>C6  | I/O29<br>C5             | F |
| G | I/O147<br>M6  | I/O150<br>M12 | I/O149<br>M10 | VCC           | I/O148<br>M8  | I/O151<br>M14 | VCC           | GND           | GND          | VCC          | I/O33<br>C9  | I/O28<br>C4  | GND          | I/O26<br>C2  | I/O25<br>C1  | I/O47<br>D14            | G |
| H | I/O144<br>M0  | I/O146<br>M4  | I/O145<br>OM2 | GND           | I/O136<br>L0  | I/O137<br>L2  | GND           | VCC           | VCC          | GND          | I/O27<br>C3  | I/O24<br>C0  | VCC          | I/O44<br>D8  | I/O43<br>D6  | I/O42<br>D4             | H |
| J | I/O138<br>L4  | I/O139<br>L6  | I/O140<br>L8  | GND           | I/O142<br>L12 | I/O141<br>L10 | GND           | VCC           | VCC          | GND          | I/O46<br>D12 | I/O45<br>D10 | GND          | I/O49<br>E2  | I/O48<br>E0  | I/O50<br>E4             | J |
| K | I/O143<br>L14 | I/O120<br>K0  | I/O121<br>K1  | VCC           | I/O123<br>K3  | I/O122<br>K2  | VCC           | GND           | GND          | VCC          | I/O41<br>D2  | I/O40<br>D0  | VCC          | I/O55<br>E14 | I/O54<br>E12 | I/O56<br>F0             | K |
| L | I/O124<br>K4  | I/O125<br>K5  | I/O127<br>K7  | GND           | I/O130<br>K10 | I/O126<br>K6  | I/O98<br>I4   | I/O91<br>H6   | I/O75<br>G3  | I/O77<br>G5  | I/O52<br>E8  | I/O51<br>E6  | GND          | I/O59<br>F3  | I/O60<br>F4  | I/O57<br>F1             | L |
| M | I/O128<br>K8  | I/O129<br>K9  | I/O131<br>K11 | GND           | I/O107<br>J3  | I/O105<br>J1  | I/O100<br>I8  | I/O90<br>H4   | I/O74<br>G2  | I/O80<br>G8  | I/O83<br>G11 | I/O53<br>E10 | VCC          | I/O68<br>F12 | I/O63<br>F7  | I/O58<br>F2             | M |
| N | I/O132<br>K12 | I/O133<br>K13 | I/O135<br>K15 | VCC           | GND           | VCC           | GND           | VCC           | GND          | VCC          | GND          | GND          | TCK          | I/O64<br>F8  | I/O61<br>F5  | N                       |   |
| P | I/O134<br>K14 | I/O117<br>J13 | I/O118<br>J14 | I/O119<br>J15 | I/O108<br>J4  | I/O106<br>J2  | I/O101<br>I10 | I/O89<br>H2   | I/O93<br>H10 | I/O94<br>H12 | I/O79<br>G7  | I/O84<br>G12 | I/O87<br>G15 | TMS          | I/O65<br>F9  | I/O62<br>F6             | P |
| R | I/O116<br>J12 | I/O115<br>J11 | I/O112<br>J8  | I/O111<br>J7  | I/O104<br>J0  | I/O102<br>I12 | I/O99<br>I6   | I/O96<br>I0   | I/O92<br>H8  | I/O72<br>G0  | I/O76<br>G4  | I/O81<br>G9  | I/O85<br>G13 | I/O71<br>F15 | I/O67<br>F11 | I/O66<br>F10            | R |
| T | I/O114<br>J10 | I/O113<br>J9  | I/O110<br>J6  | I/O109<br>J5  | I/O103<br>I14 | GCLK2         | I/O97<br>I2   | I/O88<br>H0   | GCLK1        | I/O95<br>H14 | I/O73<br>G1  | I/O78<br>G6  | I/O82<br>G10 | I/O86<br>G14 | I/O70<br>F14 | I/O69<br>F13            | T |

### PIN DESIGNATIONS

CLK = Clock  
 GND = Ground  
 I = Input  
 I/O = Input/Output  
 N/C = No Connect  
 VCC = Supply Voltage  
 TDI = Test Data In  
 TCK = Test Clock  
 TMS = Test Mode Select  
 TDO = Test Data Out



## 256-BALL BGA CONNECTION DIAGRAM - (M4A3-384/192)

### Bottom View

256-Ball BGA

|   | 20          | 19           | 18           | 17           | 16               | 15           | 14           | 13           | 12           | 11           | 10           | 9             | 8             | 7             | 6             | 5             | 4            | 3            | 2            | 1            |              |              |              |   |
|---|-------------|--------------|--------------|--------------|------------------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|---------------|---------------|---------------|---------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|---|
| A | GND         | I/O11<br>FX7 | GND          | I/O44<br>FX6 | I/O58<br>CX6     | GND          | I/O70<br>CX2 | I/O76<br>DX6 | GND          | GND          | GND          | I/O108<br>AX5 | I/O116<br>BX0 | GND           | I/O128<br>BX7 | I/O134<br>O3  | GND          | GND          | GND          | A            |              |              |              |   |
| B | GND         | I/O12<br>GX7 | I/O28<br>FX5 | I/O45<br>FX3 | I/O59<br>CX7     | I/O64<br>CX5 | I/O71<br>CX3 | I/O77<br>DX7 | I/O84<br>DX5 | I/O90<br>DX2 | I/O96<br>AX0 | I/O102<br>AX3 | I/O109<br>AX6 | I/O117<br>BX1 | I/O122<br>BX4 | I/O129<br>BX6 | I/O135<br>O4 | I/O148<br>O6 | I/O164<br>O7 | GND          | B            |              |              |   |
| C | I/O0<br>GX6 | I/O13<br>GX5 | VCC          | I/O46<br>FX4 | I/O60<br>FX2     | I/O65<br>FX1 | I/O72<br>CX4 | I/O78<br>CX0 | I/O85<br>DX4 | I/O91<br>DX1 | I/O97<br>AX1 | I/O103<br>AX4 | I/O110<br>BX2 | I/O118<br>BX5 | I/O123<br>O0  | I/O130<br>O1  | I/O136<br>O5 | VCC          | I/O165<br>N7 | I/O181<br>N6 | C            |              |              |   |
| D | I/O1<br>EX7 | I/O14<br>GX3 | I/O29<br>GX4 | VCC          | VCC              | I/O66<br>FX0 | VCC          | I/O79<br>CX1 | I/O86<br>DX3 | I/O92<br>DX0 | I/O98<br>AX2 | I/O104<br>AX7 | I/O111<br>B3X | VCC           | I/O124<br>O2  | VCC           | VCC          | I/O149<br>N4 | I/O166<br>N5 | I/O182<br>P7 | D            |              |              |   |
| E | I/O2<br>EX0 | I/O15<br>GX0 | I/O30<br>GX1 | TDI          | PIN DESIGNATIONS |              |              |              |              |              |              |               |               |               |               |               |              |              |              | TDO          | I/O150<br>N2 | I/O167<br>N3 | I/O183<br>P6 | E |
| F | GND         | I/O16<br>EX1 | I/O31<br>EX6 | I/O47<br>GX2 |                  |              |              |              |              |              |              |               |               |               |               |               |              |              |              | I/O137<br>N1 | I/O151<br>N0 | I/O168<br>P5 | GND          | F |
| G | I/O3<br>HX6 | I/O17<br>EX4 | I/O32<br>EX5 | VCC          |                  |              |              |              |              |              |              |               |               |               |               |               |              |              |              | VCC          | I/O152<br>P4 | I/O169<br>P3 | I/O184<br>M7 | G |
| H | GND         | I/O18<br>HX5 | I/O33<br>EX2 | I/O48<br>EX3 |                  |              |              |              |              |              |              |               |               |               |               |               |              |              |              | I/O138<br>P2 | I/O153<br>P1 | I/O170<br>P0 | GND          | H |
| J | I/O4<br>HX0 | I/O19<br>HX1 | I/O34<br>HX4 | I/O49<br>HX7 |                  |              |              |              |              |              |              |               |               |               |               |               |              |              |              | I/O139<br>M6 | I/O154<br>M5 | I/O171<br>M4 | I/O185<br>M3 | J |
| K | GND         | CLK3         | I/O35<br>HX2 | I/O50<br>HX3 |                  |              |              |              |              |              |              |               |               |               |               |               |              |              |              | I/O140<br>M0 | I/O155<br>M1 | CLK2         | I/O186<br>M2 | K |
| L | I/O5<br>A2  | CLK0         | I/O36<br>A0  | I/O51<br>A1  |                  |              |              |              |              |              |              |               |               |               |               |               |              |              |              | I/O141<br>L3 | I/O156<br>L4 | CLK1         | GND          | L |
| M | I/O6<br>A4  | I/O20<br>A3  | I/O37<br>A5  | I/O52<br>A6  |                  |              |              |              |              |              |              |               |               |               |               |               |              |              |              | I/O142<br>L6 | I/O157<br>L5 | I/O172<br>L0 | I/O187<br>L1 | M |
| N | GND         | I/O21<br>A7  | I/O38<br>D0  | I/O53<br>D1  |                  |              |              |              |              |              |              |               |               |               |               |               |              |              |              | I/O143<br>I5 | I/O158<br>I0 | I/O173<br>L7 | GND          | N |
| P | I/O7<br>D2  | I/O22<br>D3  | I/O39<br>D4  | VCC          |                  |              |              |              |              |              |              |               |               |               |               |               |              |              |              | VCC          | I/O159<br>I4 | I/O174<br>I1 | I/O188<br>L2 | P |
| R | GND         | I/O23<br>D5  | I/O40<br>D6  | I/O54<br>D7  |                  |              |              |              |              |              |              |               |               |               |               |               |              |              |              | I/O144<br>K5 | I/O160<br>K0 | I/O175<br>I3 | GND          | R |
| T | I/O8<br>B3  | I/O24<br>B0  | I/O41<br>B7  | TCK          |                  |              |              |              |              |              |              |               |               |               |               |               |              |              |              | TMS          | I/O161<br>K4 | I/O176<br>K1 | I/O189<br>I2 | T |
| U | I/O9<br>B4  | I/O25<br>B1  | I/O42<br>B6  | VCC          | VCC              | I/O67<br>C0  | VCC          | I/O80<br>F0  | I/O87<br>E5  | I/O93<br>E2  | I/O99<br>H2  | I/O105<br>H5  | I/O112<br>G0  | VCC           | I/O125<br>J1  | VCC           | VCC          | I/O162<br>K7 | I/O177<br>K2 | I/O190<br>I6 |              | U            |              |   |
| V | I/O10<br>B5 | I/O26<br>B2  | VCC          | I/O55<br>C5  | I/O61<br>C2      | I/O68<br>C1  | I/O73<br>F4  | I/O81<br>F1  | I/O88<br>E4  | I/O94<br>E1  | I/O100<br>H1 | I/O106<br>H4  | I/O113<br>G1  | I/O119<br>G4  | I/O126<br>J0  | I/O131<br>J2  | I/O145<br>J5 | VCC          | I/O178<br>K3 | I/O191<br>I7 |              | V            |              |   |
| W | GND         | I/O27<br>C7  | I/O43<br>C6  | I/O56<br>C3  | I/O62<br>F7      | I/O69<br>F5  | I/O74<br>F3  | I/O82<br>E7  | I/O89<br>E3  | I/O95<br>E0  | I/O101<br>H0 | I/O107<br>H3  | I/O114<br>H7  | I/O120<br>G3  | I/O127<br>G5  | I/O132<br>G7  | I/O146<br>J4 | I/O163<br>J6 | I/O179<br>J7 | GND          | W            |              |              |   |
| Y | GND         | GND          | GND          | I/O57<br>C4  | I/O63<br>F6      | GND          | I/O75<br>F2  | I/O83<br>E6  | GND          | GND          | GND          | GND           | I/O115<br>H6  | I/O121<br>G2  | GND           | I/O133<br>G6  | I/O147<br>J3 | GND          | I/O180<br>K6 | GND          |              | Y            |              |   |

20    19    18    17    16    15    14    13    12    11    10    9    8    7    6    5    4    3    2    1

17466G-046

## 256-BALL fpBGA CONNECTION DIAGRAM (M4A3-256/128)

### Bottom View

256-Ball fpBGA

|   | 16        | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1                   |   |
|---|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|----------|----------|----------|----------|----------|----------|----------|---------------------|---|
| A | TRST      | I/O117 O5 | I/O116 O4 | I/O113 O1 | I/O126 P6 | I/O124 P4 | I12       | NC        | NC       | NC       | CLK0     | I/O1 A1  | I/O5 A5  | I/O7 A7  | I/O10 B2 | I/O12 B4 <th>A</th> | A |
| B | I/O110 N6 | I/O111 N7 | I/O118 O6 | I/O115 O3 | I/O127 P7 | I/O125 P5 | I/O120 P0 | NC        | NC       | NC       | I1       | I/O2 A2  | I/O8 B0  | I/O11 B3 | I/O13 B5 | NC                  | B |
| C | I/O108 N4 | I/O109 N5 | NC        | I/O119 O7 | I/O114 O2 | I/O122 P2 | I/O123 P3 | NC        | NC       | I0       | I/O4 A4  | I/O6 A6  | I/O15 B7 | I/O14 B6 | TDI      | I/O23 C7            | C |
| D | NC        | I/O104 N0 | TDO       | GND       | GND       | VCC       | GND       | VCC       | GND      | GND      | VCC      | GND      | VCC      | I/O9 B1  | I/O22 C6 | I/O21 C5            | D |
| E | I/O102 M6 | NC        | I/O107 N3 | VCC       | I/O105 N1 | I/O106 N2 | I13       | CLK3      | NC       | NC       | I/O0 A0  | NC       | GND      | I/O20 C4 | I/O19 C3 | I/O31 D7            | E |
| F | I/O98 M2  | I/O103 M7 | I/O101 M5 | GND       | I/O100 M4 | I/O99 M3  | I/O112 O0 | I/O121 P1 | NC       | NC       | I/O3 A3  | I/O18 C2 | VCC      | I/O16 C0 | I/O30 D6 | I/O29 D5            | F |
| G | NC        | I/O96 M0  | I11       | VCC       | NC        | I/O97 M1  | VCC       | GND       | VCC      | I/O17 C1 | I/O28 D4 | GND      | I/O26 D2 | I/O25 D1 | I2       | G                   |   |
| H | I/O88 L0  | I10       | I9        | GND       | I/O89 L1  | I/O90 L2  | GND       | VCC       | VCC      | GND      | I/O27 D3 | I/O24 D0 | VCC      | NC       | NC       | NC                  | H |
| J | I/O91 L3  | I/O92 L4  | I/O93 L5  | GND       | I/O95 L7  | I/O94 L6  | GND       | VCC       | VCC      | GND      | I3       | NC       | GND      | NC       | NC       | NC                  | J |
| K | NC        | NC        | NC        | VCC       | NC        | NC        | VCC       | GND       | GND      | VCC      | NC       | NC       | VCC      | I4       | NC       | I/O32 E0            | K |
| L | NC        | NC        | I/O80 K0  | GND       | I/O83 K3  | NC        | NC        | NC        | I/O59 H3 | I/O61 H5 | NC       | NC       | GND      | I/O35 E3 | I/O36 E4 | I/O33 E1            | L |
| M | I/O81 K1  | I/O82 K2  | I/O84 K4  | GND       | I/O67 I3  | I/O65 I1  | NC        | NC        | I/O58 H2 | I/O48 G0 | I/O51 G3 | NC       | VCC      | I/O44 F4 | I/O39 E7 | I/O34 E2            | M |
| N | I/O85 K5  | I/O86 K6  | ENABLE    | VCC       | GND       | VCC       | GND       | VCC       | GND      | GND      | VCC      | GND      | GND      | TCK      | I/O40 F0 | I/O37 E5            | N |
| P | I/O87 K7  | I/O77 J5  | I/O78 J6  | I/O79 J7  | I/O68 I4  | I/O66 I2  | NC        | NC        | NC       | I6       | I/O63 H7 | I/O52 G4 | I/O55 G7 | TMS      | I/O41 F1 | I/O38 E6            | P |
| R | I/O76 J4  | I/O75 J3  | I/O72 J0  | I/O71 I7  | I/O64 I0  | I7        | NC        | NC        | NC       | I/O56 H0 | I/O60 H4 | I/O49 G1 | I/O53 G5 | I/O47 F7 | I/O43 F3 | I/O42 F2            | R |
| T | I/O74 J2  | I/O73 J1  | I/O70 I6  | I/O69 I5  | I8        | CLK2      | NC        | NC        | CLK1     | I5       | I/O57 H1 | I/O62 H6 | I/O50 G2 | I/O54 G6 | I/O46 F6 | I/O45 F5            | T |
|   | 16        | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1                   |   |

### PIN DESIGNATIONS

CLK = Clock  
 GND = Ground  
 I = Input  
 I/O = Input/Output  
 N/C = No Connect  
 VCC = Supply Voltage  
 TDI = Test Data In  
 TCK = Test Clock  
 TMS = Test Mode Select  
 TDO = Test Data Out  
 TRST = Test Reset  
 ENABLE = Program



m4a3.256.128\_256bga

## 256-BALL fpBGA CONNECTION DIAGRAM (M4A3-512/192)

### Bottom View


256-Ball fpBGA

|   | 16            | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7           | 6           | 5           | 4           | 3           | 2           | 1           |   |
|---|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|---|
| A | I/O159<br>KX7 | I/O181<br>OX5 | I/O180<br>OX4 | I/O177<br>OX1 | I/O174<br>NX6 | I/O172<br>NX4 | I/O191<br>PX7 | I/O186<br>PX2 | I/O1<br>A1    | I/O3<br>A3  | CLK0        | I/O17<br>C1 | I/O21<br>C5 | I/O23<br>C7 | I/O10<br>B2 | I/O12<br>B4 | A |
| B | I/O157<br>KX5 | I/O158<br>KX6 | I/O182<br>OX6 | I/O179<br>OX3 | I/O175<br>NX7 | I/O173<br>NX5 | I/O168<br>NX0 | I/O187<br>PX3 | I/O0<br>A0    | I/O5<br>A5  | I/O7<br>A7  | I/O18<br>C2 | I/O8<br>B0  | I/O11<br>B3 | I/O13<br>B5 | N/C         | B |
| C | I/O155<br>KX3 | I/O156<br>KX4 | N/C           | I/O183<br>OX7 | I/O178<br>OX2 | I/O170<br>NX2 | I/O171<br>NX3 | I/O189<br>PX5 | I/O184<br>PX0 | I/O6<br>A6  | I/O20<br>C4 | I/O22<br>C6 | I/O15<br>B7 | I/O14<br>B6 | TDI         | I/O39<br>F7 | C |
| D | I/O150<br>JX6 | I/O151<br>JX7 | TDO           | GND           | GND           | VCC           | GND           | VCC           | GND           | GND         | VCC         | GND         | VCC         | I/O9<br>B1  | I/O38<br>F6 | I/O37<br>F5 | D |
| E | I/O148<br>JX4 | N/C           | I/O154<br>KX2 | VCC           | I/O152<br>KX0 | I/O153<br>KX1 | I/O190<br>PX6 | CLK3          | I/O188<br>PX4 | I/O2<br>A2  | I/O16<br>C0 | N/C         | GND         | I/O36<br>F4 | I/O35<br>F3 | I/O47<br>G7 | E |
| F | I/O144<br>JX0 | I/O149<br>JX5 | I/O147<br>JX3 | GND           | I/O146<br>JX2 | I/O145<br>JX1 | I/O176<br>OX0 | I/O169<br>NX1 | I/O185<br>PX1 | I/O4<br>A4  | I/O19<br>C3 | I/O34<br>F2 | VCC         | I/O32<br>F0 | I/O46<br>G6 | I/O45<br>G5 | F |
| G | I/O163<br>LX3 | I/O166<br>LX6 | I/O165<br>LX5 | VCC           | I/O164<br>LX4 | I/O167<br>LX7 | VCC           | GND           | GND           | VCC         | I/O33<br>F1 | I/O44<br>G4 | GND         | I/O42<br>G2 | I/O41<br>G1 | I/O31<br>E7 | G |
| H | I/O160<br>LX0 | I/O162<br>LX2 | I/O161<br>LX1 | GND           | I/O120<br>EX0 | I/O121<br>EX1 | GND           | VCC           | VCC           | GND         | I/O43<br>G3 | I/O40<br>G0 | VCC         | I/O28<br>E4 | I/O27<br>E3 | I/O26<br>E2 | H |
| J | I/O122<br>EX2 | I/O123<br>EX3 | I/O124<br>EX4 | GND           | I/O126<br>EX6 | I/O125<br>EX5 | GND           | VCC           | VCC           | GND         | I/O30<br>E6 | I/O29<br>E5 | GND         | I/O65<br>L1 | I/O64<br>L0 | I/O66<br>L2 | J |
| K | I/O127<br>EX7 | I/O136<br>GX0 | I/O137<br>GX1 | VCC           | I/O139<br>GX3 | I/O138<br>GX2 | VCC           | GND           | GND           | VCC         | I/O25<br>E1 | I/O24<br>E0 | VCC         | I/O71<br>L7 | I/O70<br>L6 | I/O48<br>J0 | K |
| L | I/O140<br>GX4 | I/O141<br>GX5 | I/O143<br>GX7 | GND           | I/O130<br>FX2 | I/O142<br>GX6 | I/O98<br>AX2  | I/O91<br>P3   | I/O75<br>N3   | I/O77<br>N5 | I/O68<br>L4 | I/O67<br>L3 | GND         | I/O51<br>J3 | I/O52<br>J4 | I/O49<br>J1 | L |
| M | I/O128<br>FX0 | I/O129<br>FX1 | I/O131<br>FX3 | GND           | I/O115<br>CX3 | I/O113<br>CX1 | I/O100<br>AX4 | I/O90<br>P2   | I/O74<br>N2   | I/O80<br>O0 | I/O83<br>O3 | I/O69<br>L5 | VCC         | I/O60<br>K4 | I/O55<br>J7 | I/O50<br>J2 | M |
| N | I/O132<br>FX4 | I/O133<br>FX5 | I/O135<br>FX7 | VCC           | GND           | VCC           | GND           | VCC           | GND           | VCC         | GND         | GND         | TCK         | I/O56<br>K0 | I/O53<br>J5 | N           |   |
| P | I/O134<br>FX6 | I/O109<br>BX5 | I/O110<br>BX6 | I/O111<br>BX7 | I/O116<br>CX4 | I/O114<br>CX2 | I/O101<br>AX5 | I/O89<br>P1   | I/O93<br>P5   | I/O94<br>P6 | I/O79<br>N7 | I/O84<br>O4 | I/O87<br>O7 | TMS         | I/O57<br>K1 | I/O54<br>J6 | P |
| R | I/O108<br>BX4 | I/O107<br>BX3 | I/O104<br>BX0 | I/O119<br>CX7 | I/O112<br>CX0 | I/O102<br>AX6 | I/O99<br>AX3  | I/O96<br>AX0  | I/O92<br>P4   | I/O72<br>N0 | I/O76<br>N4 | I/O81<br>O1 | I/O85<br>O5 | I/O63<br>K7 | I/O59<br>K3 | I/O58<br>K2 | R |
| T | I/O106<br>BX2 | I/O105<br>BX1 | I/O118<br>CX6 | I/O117<br>CX5 | I/O103<br>AX7 | CLK2          | I/O97<br>AX1  | I/O88<br>P0   | CLK1          | I/O95<br>P7 | I/O73<br>N1 | I/O78<br>N6 | I/O82<br>O2 | I/O86<br>O6 | I/O62<br>K6 | I/O61<br>K5 | T |

16    15    14    13    12    11    10    9    8    7    6    5    4    3    2    1

#### PIN DESIGNATIONS

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- N/C = No Connect
- VCC = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out



## 388-BALL fpBGA CONNECTION DIAGRAM (M4A3-512/256)


### Bottom View

388-Ball fpBGA

|    | 22            | 21            | 20            | 19            | 18            | 17            | 16            | 15            | 14            | 13            | 12            | 11            | 10           | 9            | 8            | 7            | 6            | 5            | 4            | 3            | 2            | 1           |    |
|----|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|-------------|----|
| A  | GND           | I/O243<br>OX3 | I/O240<br>OX0 | I/O241<br>OX1 | I/O236<br>NX4 | I/O231<br>MX7 | I/O228<br>MX4 | I/O226<br>MX2 | I/O255<br>PX7 | I/O251<br>PX3 | I/O248<br>PX0 | I/O0<br>A0    | I/O5<br>A5   | I/O6<br>A6   | I/O27<br>D3  | I/O30<br>D6  | I/O17<br>C1  | I/O22<br>C6  | I/O8<br>B0   | I/O10<br>B2  | N/C          | GND         | A  |
| B  | N/C           | GND           | I/O245<br>OX5 | I/O242<br>OX2 | I/O238<br>NX6 | I/O234<br>NX2 | I/O232<br>NX0 | I/O229<br>MX5 | I/O224<br>MX0 | I/O253<br>PX5 | I/O249<br>PX1 | I/O2<br>A2    | CLK0         | I/O26<br>D2  | I/O29<br>D5  | I/O31<br>D7  | I/O20<br>C4  | I/O9<br>B1   | I/O12<br>B4  | I/O13<br>B5  | GND          | TDI         | B  |
| C  | I/O213<br>KX5 | TDO           | GND           | I/O247<br>OX7 | I/O244<br>OX4 | I/O239<br>NX7 | I/O235<br>NX3 | I/O230<br>MX6 | I/O227<br>MX3 | CLK3          | I/O250<br>PX2 | I/O1<br>A1    | I/O7<br>A7   | I/O25<br>D1  | I/O16<br>C0  | I/O18<br>C2  | I/O23<br>C7  | I/O11<br>B3  | I/O15<br>B7  | GND          | I/O47<br>F7  | I/O44<br>F4 | C  |
| D  | I/O210<br>KX2 | I/O212<br>KX4 | I/O215<br>KX7 | GND           | I/O246<br>OX6 | VCC           | I/O237<br>NX5 | I/O233<br>NX1 | VCC           | I/O254<br>PX6 | VCC           | I/O3<br>A3    | I/O24<br>D0  | VCC          | I/O19<br>C3  | I/O21<br>C5  | VCC          | I/O14<br>B6  | GND          | I/O46<br>F6  | I/O43<br>F3  | I/O41<br>F1 | D  |
| E  | I/O207<br>JX7 | I/O209<br>KX1 | I/O211<br>KX3 | I/O214<br>KX6 |               |               |               |               |               |               |               |               |              |              |              |              |              |              | I/O45<br>F5  | I/O42<br>F2  | I/O40<br>F0  | I/O54<br>G6 | E  |
| F  | I/O203<br>JX3 | I/O205<br>JX5 | I/O208<br>KX0 | VCC           |               |               |               |               |               |               |               |               |              |              |              |              |              |              | VCC          | I/O55<br>G7  | I/O52<br>G4  | I/O50<br>G2 | F  |
| G  | I/O200<br>JX0 | I/O202<br>JX2 | I/O204<br>JX4 | I/O206<br>JX6 |               |               | VCC           | VCC           | N/C           | I/O225<br>MX1 | I/O252<br>PX4 | I/O4<br>A4    | I/O28<br>D4  | N/C          | VCC          | VCC          |              |              | I/O53<br>G5  | I/O51<br>G3  | I/O49<br>G1  | I/O39<br>E7 | G  |
| H  | I/O221<br>LX5 | I/O222<br>LX6 | I/O223<br>LX7 | I/O201<br>JX1 |               |               | VCC           | N/C           | GND           | GND           | GND           | GND           | GND          | GND          | N/C          | VCC          |              |              | I/O48<br>G0  | I/O38<br>E6  | I/O37<br>E5  | I/O36<br>E4 | H  |
| J  | I/O218<br>LX2 | I/O219<br>LX3 | I/O220<br>LX4 | VCC           |               |               | N/C           | GND           | GND           | GND           | GND           | GND           | GND          | GND          | N/C          | VCC          |              |              | VCC          | I/O35<br>E3  | I/O34<br>E2  | I/O32<br>E0 | J  |
| K  | I/O197<br>IX5 | I/O198<br>IX6 | I/O199<br>IX7 | I/O216<br>LX0 |               |               | I/O217<br>LX1 | GND           | GND           | GND           | GND           | GND           | GND          | GND          | I/O33<br>E1  |              |              |              | I/O63<br>H7  | I/O62<br>H6  | I/O61<br>H5  | I/O60<br>H4 | K  |
| L  | I/O192<br>IX0 | I/O194<br>IX2 | I/O195<br>IX3 | I/O196<br>IX4 |               |               | I/O193<br>IX1 | GND           | GND           | GND           | GND           | GND           | GND          | GND          | I/O58<br>H2  |              |              |              | VCC          | I/O59<br>H3  | I/O57<br>H1  | I/O56<br>H0 | L  |
| M  | I/O184<br>HX0 | I/O185<br>HX1 | I/O187<br>HX3 | VCC           |               |               | I/O186<br>HX2 | GND           | GND           | GND           | GND           | GND           | GND          | GND          | I/O69<br>I5  |              |              |              | I/O67<br>I3  | I/O65<br>I1  | I/O66<br>I2  | I/O64<br>I0 | M  |
| N  | I/O188<br>HX4 | I/O189<br>HX5 | I/O191<br>HX7 | I/O190<br>HX6 |               |               | I/O162<br>EX2 | GND           | GND           | GND           | GND           | GND           | GND          | GND          | I/O89<br>L1  |              |              |              | I/O88<br>L0  | I/O71<br>I7  | I/O70<br>I6  | I/O68<br>I4 | N  |
| P  | I/O160<br>EX0 | I/O161<br>EX1 | I/O163<br>EX3 | VCC           |               |               | N/C           | GND           | GND           | GND           | GND           | GND           | GND          | GND          | N/C          |              |              |              | VCC          | I/O92<br>L4  | I/O91<br>L3  | I/O90<br>L2 | P  |
| R  | I/O164<br>EX4 | I/O165<br>EX5 | I/O166<br>EX6 | I/O177<br>GX1 |               |               | VCC           | N/C           | GND           | GND           | GND           | GND           | GND          | GND          | N/C          | VCC          |              |              | I/O74<br>J2  | I/O95<br>L7  | I/O94<br>L6  | I/O93<br>L5 | R  |
| T  | I/O167<br>EX7 | I/O176<br>GX0 | I/O179<br>GX3 | I/O181<br>GX5 |               |               | VCC           | VCC           | N/C           | I/O152<br>DX0 | I/O131<br>AX3 | I/O122<br>P2  | I/O98<br>M2  | N/C          | VCC          | VCC          |              |              | I/O78<br>J6  | I/O76<br>J4  | I/O73<br>J1  | I/O72<br>J0 | T  |
| U  | I/O178<br>GX2 | I/O180<br>GX4 | I/O183<br>GX7 | VCC           |               |               |               |               |               |               |               |               |              |              |              |              |              |              | VCC          | I/O80<br>K0  | I/O77<br>J5  | I/O75<br>J3 | U  |
| V  | I/O182<br>GX6 | N/C           | I/O169<br>FX1 | I/O172<br>FX4 |               |               |               |               |               |               |               |               |              |              |              |              |              |              | I/O86<br>K6  | I/O83<br>K3  | I/O81<br>K1  | I/O79<br>J7 | V  |
| W  | I/O168<br>FX0 | I/O170<br>FX2 | I/O173<br>FX5 | GND           | I/O143<br>BX7 | VCC           | I/O150<br>CX6 | I/O145<br>CX1 | VCC           | I/O153<br>DX1 | I/O123<br>P3  | VCC           | I/O96<br>M0  | VCC          | I/O104<br>N0 | I/O111<br>N7 | VCC          | I/O119<br>O7 | GND          | I/O87<br>K7  | I/O84<br>K4  | I/O82<br>K2 | W  |
| Y  | I/O171<br>FX3 | I/O174<br>FX6 | GND           | I/O141<br>BX5 | I/O138<br>BX2 | I/O136<br>BX0 | I/O147<br>CX3 | I/O158<br>DX6 | I/O156<br>DX4 | CLK2          | I/O132<br>AX4 | I/O121<br>P1  | I/O125<br>P5 | I/O99<br>M3  | I/O101<br>M5 | I/O106<br>N2 | I/O110<br>N6 | I/O115<br>O3 | I/O118<br>O6 | GND          | TMS          | I/O85<br>K5 | Y  |
| AA | I/O175<br>FX7 | GND           | I/O142<br>BX6 | I/O140<br>BX4 | I/O151<br>CX7 | I/O149<br>CX5 | I/O144<br>CX0 | I/O157<br>DX5 | I/O154<br>DX2 | I/O134<br>AX6 | I/O130<br>AX2 | I/O128<br>AX0 | CLK1         | I/O127<br>P7 | I/O100<br>M4 | I/O103<br>M7 | I/O108<br>N4 | I/O109<br>N5 | I/O113<br>O1 | I/O116<br>O4 | GND          | TCK         | AA |
| AB | GND           | N/C           | I/O139<br>BX3 | I/O137<br>BX1 | I/O148<br>CX4 | I/O146<br>CX2 | I/O159<br>DX7 | I/O155<br>DX3 | I/O135<br>AX7 | I/O133<br>AX5 | I/O129<br>AX1 | I/O120<br>P0  | I/O124<br>P4 | I/O126<br>P6 | I/O97<br>M1  | I/O102<br>M6 | I/O105<br>N1 | I/O107<br>N3 | I/O112<br>O0 | I/O114<br>O2 | I/O117<br>O5 | GND         | AB |

### PIN DESIGNATIONS

CLK = Clock  
 GND = Ground  
 I = Input  
 I/O = Input/Output  
 N/C = No Connect  
 VCC = Supply Voltage  
 TDI = Test Data In  
 TCK = Test Clock  
 TMS = Test Mode Select  
 TDO = Test Data Out



m4a3.512.256\_388bga

---

## Revision History

| Date           | Version | Change Summary  |
|----------------|---------|---|
| -              | K       | Previous Lattice release.                             |
| August 2006    | L       | Updated for lead-free package options.                |
| September 2006 | M       | Revised M4A3-256/160 208-pin PQFP connection diagram. |