



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.


### Applications of Embedded - CPLDs

#### Details


|                                 |                                                                                                                                                                     |
|---------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                            |
| Programmable Type               | In System Programmable                                                                                                                                              |
| Delay Time tpd(1) Max           | 10 ns                                                                                                                                                               |
| Voltage Supply - Internal       | 3V ~ 3.6V                                                                                                                                                           |
| Number of Logic Elements/Blocks | -                                                                                                                                                                   |
| Number of Macrocells            | 64                                                                                                                                                                  |
| Number of Gates                 | -                                                                                                                                                                   |
| Number of I/O                   | 64                                                                                                                                                                  |
| Operating Temperature           | -40°C ~ 85°C (TA)                                                                                                                                                   |
| Mounting Type                   | Surface Mount                                                                                                                                                       |
| Package / Case                  | 44-TQFP                                                                                                                                                             |
| Supplier Device Package         | 44-TQFP (10x10)                                                                                                                                                     |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/m4a3-64-64-10vi">https://www.e-xfl.com/product-detail/lattice-semiconductor/m4a3-64-64-10vi</a> |

## Macrocell

The macrocell consists of a storage element, routing resources, a clock multiplexer, and initialization control. The macrocell has two fundamental modes: synchronous and asynchronous (Figure 5). The mode chosen only affects clocking and initialization in the macrocell.



a. Synchronous mode




b. Asynchronous mode

17466G-010


Figure 5. Macrocell

In either mode, a combinatorial path can be used. For combinatorial logic, the synchronous mode will generally be used, since it provides more product terms in the allocator.


The flip-flop can be configured as a D-type or T-type latch. J-K or S-R registers can be synthesized. The primary flip-flop configurations are shown in Figure 6, although others are possible. Flip-flop functionality is defined in Table 8. Note that a J-K latch is inadvisable as it will cause oscillation if both J and K inputs are HIGH.




a. D-type with XOR




b. D-type with programmable D polarity




c. Latch with XOR




d. Latch with programmable D polarity



e. T-type with programmable T polarity



f. Combinatorial with XOR




g. Combinatorial with programmable polarity

Figure 6. Primary Macrocell Configurations

17466G-011

A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility. In asynchronous mode (Figure 8), a single individual product term is provided for initialization. It can be selected to control reset or preset.



17466G-014

17466G-015

**Figure 8. Asynchronous Mode Initialization Configurations**

Note that the reset/preset swapping selection feature effects power-up reset as well. The initialization functionality of the flip-flops is illustrated in Table 9. The macrocell sends its data to the output switch matrix and the input switch matrix. The output switch matrix can route this data to an output if so desired. The input switch matrix can send the signal back to the central switch matrix as feedback.

**Table 9. Asynchronous Reset/Preset Operation**

| AR | AP | CLK/LE <sup>1</sup> | Q+          |
|----|----|---------------------|-------------|
| 0  | 0  | X                   | See Table 8 |
| 0  | 1  | X                   | 1           |
| 1  | 0  | X                   | 0           |
| 1  | 1  | X                   | 0           |

**Note:**

- Transparent latch is unaffected by AR, AP

**Table 10. Output Switch Matrix Combinations for ispMACH 4A Devices with 2:1 Macrocell-I/O Cell Ratio**


| Macrocell | Routable to I/O Cells  |
|-----------|------------------------|
| M12, M13  | I/O3, I/O4, I/O5, I/O6 |
| M14, M15  | I/O4, I/O5, I/O6, I/O7 |

| I/O Cell | Available Macrocells                 |
|----------|--------------------------------------|
| I/O0     | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O1     | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O2     | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O3     | M6, M7, M8, M9, M10, M11, M12, M13   |
| I/O4     | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O5     | M0, M1, M10, M11, M12, M13, M14, M15 |
| I/O6     | M0, M1, M2, M3, M12, M13, M14, M15   |
| I/O7     | M0, M1, M2, M3, M4, M5, M14, M15     |

**Table 11. Output Switch Matrix Combinations for M4A3-256/160 and M4A3-256/192**


| Macrocell | Routable to I/O Cells |      |       |       |       |       |       |       |
|-----------|-----------------------|------|-------|-------|-------|-------|-------|-------|
| M0        | I/O0                  | I/O1 | I/O2  | I/O3  | I/O4  | I/O5  | I/O6  | I/O7  |
| M1        | I/O0                  | I/O1 | I/O2  | I/O3  | I/O4  | I/O5  | I/O6  | I/O7  |
| M2        | I/O0                  | I/O1 | I/O2  | I/O3  | I/O4  | I/O5  | I/O6  | I/O7  |
| M3        | I/O0                  | I/O1 | I/O2  | I/O3  | I/O4  | I/O5  | I/O6  | I/O7  |
| M4        | I/O0                  | I/O1 | I/O2  | I/O3  | I/O4  | I/O5  | I/O6  | I/O7  |
| M5        | I/O0                  | I/O1 | I/O2  | I/O3  | I/O4  | I/O5  | I/O6  | I/O7  |
| M6        | I/O0                  | I/O1 | I/O2  | I/O3  | I/O4  | I/O5  | I/O6  | I/O7  |
| M7        | I/O0                  | I/O1 | I/O2  | I/O3  | I/O4  | I/O5  | I/O6  | I/O7  |
| M8        | I/O8                  | I/O9 | I/O10 | I/O11 | I/O12 | I/O13 | I/O14 | I/O15 |
| M9        | I/O8                  | I/O9 | I/O10 | I/O11 | I/O12 | I/O13 | I/O14 | I/O15 |
| M10       | I/O8                  | I/O9 | I/O10 | I/O11 | I/O12 | I/O13 | I/O14 | I/O15 |
| M11       | I/O8                  | I/O9 | I/O10 | I/O11 | I/O12 | I/O13 | I/O14 | I/O15 |
| M12       | I/O8                  | I/O9 | I/O10 | I/O11 | I/O12 | I/O13 | I/O14 | I/O15 |
| M13       | I/O8                  | I/O9 | I/O10 | I/O11 | I/O12 | I/O13 | I/O14 | I/O15 |
| M14       | I/O8                  | I/O9 | I/O10 | I/O11 | I/O12 | I/O13 | I/O14 | I/O15 |
| M15       | I/O8                  | I/O9 | I/O10 | I/O11 | I/O12 | I/O13 | I/O14 | I/O15 |

| I/O Cell | Available Macrocells |    |    |    |    |    |    |    |
|----------|----------------------|----|----|----|----|----|----|----|
| I/O0     | M0                   | M1 | M2 | M3 | M4 | M5 | M6 | M7 |
| I/O1     | M0                   | M1 | M2 | M3 | M4 | M5 | M6 | M7 |
| I/O2     | M0                   | M1 | M2 | M3 | M4 | M5 | M6 | M7 |
| I/O3     | M0                   | M1 | M2 | M3 | M4 | M5 | M6 | M7 |
| I/O4     | M0                   | M1 | M2 | M3 | M4 | M5 | M6 | M7 |
| I/O5     | M0                   | M1 | M2 | M3 | M4 | M5 | M6 | M7 |
| I/O6     | M0                   | M1 | M2 | M3 | M4 | M5 | M6 | M7 |
| I/O7     | M0                   | M1 | M2 | M3 | M4 | M5 | M6 | M7 |




17466H-41

## BLOCK DIAGRAM – M4A3-64/64




17466H-020A

## BLOCK DIAGRAM – M4A(3,5)-128/64




17466H-022

## BLOCK DIAGRAM – M4A(3,5)-256/128




17466G-024

## BLOCK DIAGRAM – M4A3-384/160, M4A3-384/192



17466G-067

# BLOCK DIAGRAM - M4A3-512/160, M4A3-512/192, M4A3-512/256



17466G-068

## ispMACH 4A TIMING PARAMETERS OVER OPERATING RANGES<sup>1</sup>

|                        |                                                       | -5  |     | -55 |     | -6  |     | -65 |     | -7  |      | -10 |      | -12 |      | -14  |      | Unit |
|------------------------|-------------------------------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|-----|------|-----|------|------|------|------|
|                        |                                                       | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max  | Min | Max  | Min | Max  | Min  | Max  |      |
| Combinatorial Delay:   |                                                       |     |     |     |     |     |     |     |     |     |      |     |      |     |      |      |      |      |
| t <sub>PDi</sub>       | Internal combinatorial propagation delay              |     | 3.5 |     | 4.0 |     | 4.3 |     | 4.5 |     | 5.0  |     | 7.0  |     | 9.0  |      | 11.0 | ns   |
| t <sub>PD</sub>        | Combinatorial propagation delay                       |     | 5.0 |     | 5.5 |     | 6.0 |     | 6.5 |     | 7.5  |     | 10.0 |     | 12.0 |      | 14.0 | ns   |
| Registered Delays:     |                                                       |     |     |     |     |     |     |     |     |     |      |     |      |     |      |      |      |      |
| t <sub>SS</sub>        | Synchronous clock setup time, D-type register         | 3.0 |     | 3.5 |     | 3.5 |     | 3.5 |     | 5.0 |      | 5.5 |      | 7.0 |      | 10.0 |      | ns   |
| t <sub>SST</sub>       | Synchronous clock setup time, T-type register         | 4.0 |     | 4.0 |     | 4.0 |     | 4.0 |     | 6.0 |      | 6.5 |      | 8.0 |      | 11.0 |      | ns   |
| t <sub>SA</sub>        | Asynchronous clock setup time, D-type register        | 2.5 |     | 2.5 |     | 2.5 |     | 3.0 |     | 3.5 |      | 4.0 |      | 5.0 |      | 8.0  |      | ns   |
| t <sub>SAT</sub>       | Asynchronous clock setup time, T-type register        | 3.0 |     | 3.0 |     | 3.0 |     | 3.5 |     | 4.5 |      | 5.0 |      | 6.0 |      | 9.0  |      | ns   |
| t <sub>HS</sub>        | Synchronous clock hold time                           | 0.0 |     | 0.0 |     | 0.0 |     | 0.0 |     | 0.0 |      | 0.0 |      | 0.0 |      | 0.0  |      | ns   |
| t <sub>HA</sub>        | Asynchronous clock hold time                          | 2.5 |     | 2.5 |     | 2.5 |     | 3.0 |     | 3.5 |      | 4.0 |      | 5.0 |      | 8.0  |      | ns   |
| t <sub>COSi</sub>      | Synchronous clock to internal output                  |     | 2.5 |     | 2.5 |     | 2.8 |     | 3.0 |     | 3.0  |     | 3.0  |     | 3.5  |      | 3.5  | ns   |
| t <sub>COS</sub>       | Synchronous clock to output                           |     | 4.0 |     | 4.0 |     | 4.5 |     | 5.0 |     | 5.5  |     | 6.0  |     | 6.5  |      | 6.5  | ns   |
| t <sub>COAi</sub>      | Asynchronous clock to internal output                 |     | 5.0 |     | 5.0 |     | 5.0 |     | 5.0 |     | 6.0  |     | 8.0  |     | 10.0 |      | 12.0 | ns   |
| t <sub>COA</sub>       | Asynchronous clock to output                          |     | 6.5 |     | 6.5 |     | 6.8 |     | 7.0 |     | 8.5  |     | 11.0 |     | 13.0 |      | 15.0 | ns   |
| Latched Delays:        |                                                       |     |     |     |     |     |     |     |     |     |      |     |      |     |      |      |      |      |
| t <sub>SSL</sub>       | Synchronous latch setup time                          | 4.0 |     | 4.0 |     | 4.0 |     | 4.5 |     | 6.0 |      | 7.0 |      | 8.0 |      | 10.0 |      | ns   |
| t <sub>SAL</sub>       | Asynchronous latch setup time                         | 3.0 |     | 3.0 |     | 3.5 |     | 3.5 |     | 4.0 |      | 4.0 |      | 5.0 |      | 8.0  |      | ns   |
| t <sub>HSL</sub>       | Synchronous latch hold time                           | 0.0 |     | 0.0 |     | 0.0 |     | 0.0 |     | 0.0 |      | 0.0 |      | 0.0 |      | 0.0  |      | ns   |
| t <sub>HAL</sub>       | Asynchronous latch hold time                          | 3.0 |     | 3.0 |     | 3.5 |     | 3.5 |     | 4.0 |      | 4.0 |      | 5.0 |      | 8.0  |      | ns   |
| t <sub>PDLi</sub>      | Transparent latch to internal output                  |     | 5.5 |     | 5.5 |     | 5.8 |     | 6.0 |     | 7.5  |     | 9.0  |     | 11.0 |      | 12.0 | ns   |
| t <sub>PDL</sub>       | Propagation delay through transparent latch to output |     | 7.0 |     | 7.0 |     | 7.5 |     | 8.0 |     | 10.0 |     | 12.0 |     | 14.0 |      | 15.0 | ns   |
| t <sub>GOSi</sub>      | Synchronous gate to internal output                   |     | 3.0 |     | 3.0 |     | 3.0 |     | 3.0 |     | 3.5  |     | 4.5  |     | 7.0  |      | 8.0  | ns   |
| t <sub>GOS</sub>       | Synchronous gate to output                            |     | 4.5 |     | 4.5 |     | 4.8 |     | 5.0 |     | 6.0  |     | 7.5  |     | 10.0 |      | 11.0 | ns   |
| t <sub>GOAi</sub>      | Asynchronous gate to internal output                  |     | 6.0 |     | 6.0 |     | 6.0 |     | 6.0 |     | 8.5  |     | 10.0 |     | 13.0 |      | 15.0 | ns   |
| t <sub>GOA</sub>       | Asynchronous gate to output                           |     | 7.5 |     | 7.5 |     | 7.8 |     | 8.0 |     | 11.0 |     | 13.0 |     | 16.0 |      | 18.0 | ns   |
| Input Register Delays: |                                                       |     |     |     |     |     |     |     |     |     |      |     |      |     |      |      |      |      |
| t <sub>SIRS</sub>      | Input register setup time                             | 1.5 |     | 1.5 |     | 2.0 |     | 2.0 |     | 2.0 |      | 2.0 |      | 2.0 |      | 2.0  |      | ns   |
| t <sub>HIRS</sub>      | Input register hold time                              | 2.5 |     | 2.5 |     | 3.0 |     | 3.0 |     | 3.0 |      | 3.0 |      | 3.0 |      | 4.0  |      | ns   |
| t <sub>ICOSi</sub>     | Input register clock to internal feedback             |     | 3.0 |     | 3.0 |     | 3.0 |     | 3.0 |     | 3.5  |     | 4.5  |     | 6.0  |      | 6.0  | ns   |
| Input Latch Delays:    |                                                       |     |     |     |     |     |     |     |     |     |      |     |      |     |      |      |      |      |
| t <sub>SIL</sub>       | Input latch setup time                                | 1.5 |     | 1.5 |     | 1.5 |     | 2.0 |     | 2.0 |      | 2.0 |      | 2.0 |      | 2.0  |      | ns   |
| t <sub>HIL</sub>       | Input latch hold time                                 | 2.5 |     | 2.5 |     | 2.5 |     | 3.0 |     | 3.0 |      | 3.0 |      | 3.0 |      | 4.0  |      | ns   |
| t <sub>IGOSi</sub>     | Input latch gate to internal feedback                 |     | 3.5 |     | 3.5 |     | 3.8 |     | 4.0 |     | 4.0  |     | 4.0  |     | 4.0  |      | 5.0  | ns   |
| t <sub>PDILi</sub>     | Transparent input latch to internal feedback          |     | 1.5 |     | 1.5 |     | 1.5 |     | 1.5 |     | 2.0  |     | 2.0  |     | 2.0  |      | 2.0  | ns   |

## ispMACH 4A TIMING PARAMETERS OVER OPERATING RANGES<sup>1</sup>

|                   |                                                                                                                                                               | -5  |     | -55 |     | -6  |     | -65  |     | -7   |     | -10  |     | -12  |     | -14  |     | Unit |
|-------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|-----|-----|-----|------|-----|------|-----|------|-----|------|-----|------|-----|------|
|                   |                                                                                                                                                               | Min | Max | Min | Max | Min | Max | Min  | Max | Min  | Max | Min  | Max | Min  | Max | Min  | Max |      |
| Frequency:        |                                                                                                                                                               |     |     |     |     |     |     |      |     |      |     |      |     |      |     |      |     |      |
| f <sub>MAXS</sub> | External feedback, D-type, Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ) or 1/(t <sub>SS</sub> + t <sub>COS</sub> )                                         | 143 |     | 133 |     | 125 |     | 118  |     | 95.2 |     | 87.0 |     | 74.1 |     | 60.6 |     | MHz  |
|                   | External feedback, T-type, Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ) or 1/(t <sub>SST</sub> + t <sub>COS</sub> )                                        | 125 |     | 125 |     | 118 |     | 111  |     | 87.0 |     | 80.0 |     | 69.0 |     | 57.1 |     | MHz  |
|                   | Internal feedback (f <sub>CNT</sub> ), D-type, Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ) or 1/(t <sub>SS</sub> + t <sub>COSi</sub> )                    | 182 |     | 167 |     | 160 |     | 154  |     | 125  |     | 118  |     | 95.0 |     | 74.1 |     | MHz  |
|                   | Internal feedback (f <sub>CNT</sub> ), T-type, Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ) or 1/(t <sub>SST</sub> + t <sub>COSi</sub> )                   | 154 |     | 154 |     | 148 |     | 143  |     | 111  |     | 105  |     | 87.0 |     | 69.0 |     | MHz  |
|                   | No feedback <sup>2</sup> , Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ), 1/(t <sub>SS</sub> + t <sub>HS</sub> ) or 1/(t <sub>SST</sub> + t <sub>HS</sub> ) | 250 |     | 250 |     | 200 |     | 200  |     | 154  |     | 125  |     | 100  |     | 83.3 |     | MHz  |
| f <sub>MAXA</sub> | External feedback, D-type, Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ) or 1/(t <sub>SA</sub> + t <sub>COA</sub> )                                         | 111 |     | 111 |     | 108 |     | 100  |     | 83.3 |     | 66.7 |     | 55.6 |     | 43.5 |     | MHz  |
|                   | External feedback, T-type, Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ) or 1/(t <sub>SAT</sub> + t <sub>COA</sub> )                                        | 105 |     | 105 |     | 102 |     | 95.2 |     | 76.9 |     | 62.5 |     | 52.6 |     | 41.7 |     | MHz  |
|                   | Internal feedback (f <sub>CNTA</sub> ), D-type, Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ) or 1/(t <sub>SA</sub> + t <sub>COAi</sub> )                   | 133 |     | 133 |     | 125 |     | 125  |     | 105  |     | 83.3 |     | 66.7 |     | 50.0 |     | MHz  |
|                   | Internal feedback (f <sub>CNTA</sub> ), T-type, Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ) or 1/(t <sub>SAT</sub> + t <sub>COAi</sub> )                  | 125 |     | 125 |     | 125 |     | 118  |     | 95.2 |     | 76.9 |     | 62.5 |     | 47.6 |     | MHz  |
|                   | No feedback <sup>2</sup> , Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ), 1/(t <sub>SA</sub> + t <sub>HA</sub> ) or 1/(t <sub>SAT</sub> + t <sub>HA</sub> ) | 167 |     | 167 |     | 143 |     | 143  |     | 125  |     | 100  |     | 62.5 |     | 55.6 |     | MHz  |
| f <sub>MAXI</sub> | Maximum input register frequency, Min of 1/(t <sub>WIRH</sub> + t <sub>WIRL</sub> ) or 1/(t <sub>SIRS</sub> + t <sub>HIRS</sub> )                             | 167 |     | 167 |     | 143 |     | 143  |     | 125  |     | 100  |     | 83.3 |     | 83.3 |     | MHz  |

### Notes:

- See "Switching Test Circuit" document on the Literature Download page of the Lattice web site.
- This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.

## CAPACITANCE<sup>1</sup>

| Parameter Symbol | Parameter Description | Test Conditions        |                           | Typ | Unit |
|------------------|-----------------------|------------------------|---------------------------|-----|------|
| $C_{IN}$         | Input capacitance     | $V_{IN}=2.0\text{ V}$  | 3.3 V or 5 V, 25°C, 1 MHz | 6   | pF   |
| $C_{I/O}$        | Output capacitance    | $V_{OUT}=2.0\text{ V}$ | 3.3 V or 5 V, 25°C, 1 MHz | 8   | pF   |

### Note:

- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where this parameter may be affected.

## $I_{CC}$ vs. FREQUENCY

These curves represent the typical power consumption for a particular device at system frequency. The selected “typical” pattern is a 16-bit up-down counter. This pattern fills the device and exercises every macrocell. Maximum frequency shown uses internal feedback and a D-type register. Power/Speed are optimized to obtain the highest counter frequency and the lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to lowest power.




Figure 19. ispMACH 4A  $I_{CC}$  Curves at High Speed Mode





Figure 20. ispMACH 4A  $I_{CC}$  Curves at Low Power Mode

## 44-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-32/32 AND M4A(3,5)-64/32)

### Top View



### PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I/O = Input/Output

V<sub>CC</sub> = Supply Voltage

TDI = Test Data In

TCK = Test Clock


TMS = Test Mode Select

TDO = Test Data Out

## 48-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-32/32 AND M4A(3,5)-64/32)

### Top View

48-Pin TQFP (1.4mm Thickness)



17466G-028

## PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I/O = Input/Output

V<sub>CC</sub> = Supply Voltage

NC = No Connect

TDI = Test Data In


TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out

# 100-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-96/48)

## Top View



## PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I = Input

I/O = Input/Output

V<sub>CC</sub> = Supply Voltage

NC = No Connect

TDI = Test Data In


TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out

## 100-PIN TQFP CONNECTION DIAGRAM (M4A3-64/64 AND M4A(3,5)-128/64)

### Top View



### PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I = Input

I/O = Input/Output

V<sub>CC</sub> = Supply Voltage

TDI = Test Data In

TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out

TRST = Test Reset

ENABLE = Program

# 256-BALL BGA CONNECTION DIAGRAM (M4A3-256/128)

## Bottom View

### 256-Ball BGA

|   | 20           | 19           | 18           | 17           | 16                                                                                                                                                                                                                                                                                                                                                                                                                                                     | 15           | 14           | 13           | 12          | 11  | 10  | 9           | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1           |   |
|---|--------------|--------------|--------------|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|--------------|--------------|-------------|-----|-----|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|---|
| A | GND          | N/C          | GND          | I/O108<br>N4 | I/O105<br>N1                                                                                                                                                                                                                                                                                                                                                                                                                                           | GND          | I/O100<br>M4 | I/O96<br>M0  | GND         | GND | GND | GND         | I/O95<br>L0 | I/O91<br>L4 | GND         | I/O87<br>K0 | N/C         | GND         | GND         | GND         | A |
| B | GND          | I/O113<br>O6 | N/C          | I/O109<br>N5 | I/O106<br>N2                                                                                                                                                                                                                                                                                                                                                                                                                                           | I/O103<br>M7 | I/O102<br>M6 | I/O98<br>M2  | N/C         | I11 | N/C | N/C         | I/O93<br>L2 | I/O89<br>L6 | I/O88<br>L7 | I/O85<br>K2 | I/O83<br>K4 | I/O82<br>K5 | N/C         | GND         | B |
| C | I/O116<br>O3 | N/C          | VCC          | TRST         | I/O111<br>N7                                                                                                                                                                                                                                                                                                                                                                                                                                           | I/O107<br>N3 | I/O104<br>N0 | I/O101<br>M5 | I/O97<br>M1 | N/C | I10 | I/O94<br>L1 | I/O90<br>L5 | I/O86<br>K1 | I/O84<br>K3 | I/O80<br>K7 | ENABLE      | VCC         | I/O78<br>J6 | I/O74<br>J2 | C |
| D | I/O120<br>P7 | I/O117<br>O2 | I/O112<br>O7 | VCC          | VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                    | I/O110<br>N6 | VCC          | N/C          | I/O99<br>M3 | N/C | I9  | I/O92<br>L3 | N/C         | VCC         | I/O81<br>K6 | VCC         | VCC         | I/O79<br>J7 | I/O75<br>J3 | I/O71<br>I7 | D |
| E | I/O123<br>P4 | I/O119<br>O0 | I/O114<br>O5 | TDI          | <div><div>PIN DESIGNATIONS</div><div><div>CLK = Clock</div><div>GND = Ground</div><div>I = Input</div><div>I/O = Input/Output</div><div>N/C = No Connect</div><div>VCC = Supply Voltage</div><div>TDI = Test Data In</div><div>TCK = Test Clock</div><div>TMS = Test Mode Select</div><div>TDO = Test Data Out</div><div>TRST = Test Reset</div><div>ENABLE = Program</div></div><div><div>C7</div><div>I/O Cell</div><div>PAL Block</div></div></div> |              |              |              |             |     |     |             |             |             |             |             | TDO         | I/O77<br>J5 | I/O72<br>J0 | I/O68<br>I4 | E |
| F | GND          | I/O122<br>P5 | I/O118<br>O1 | I/O115<br>O4 |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |              |              |              |             |     |     |             |             |             |             |             | I/O76<br>J4 | I/O73<br>J1 | I/O69<br>I5 | GND         | F |
| G | I12          | I/O125<br>P2 | I/O121<br>P6 | VCC          |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |              |              |              |             |     |     |             |             |             |             |             | VCC         | I/O70<br>I6 | I/O65<br>I1 | I8          | G |
| H | GND          | I/O127<br>P0 | I/O126<br>P1 | I/O124<br>P3 |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |              |              |              |             |     |     |             |             |             |             |             | I/O67<br>I3 | I/O66<br>I2 | I/O64<br>I0 | GND         | H |
| J | N/C          | N/C          | N/C          | I13          |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |              |              |              |             |     |     |             |             |             |             |             | I7          | N/C         | N/C         | N/C         | J |
| K | GND          | CLK3         | N/C          | N/C          |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |              |              |              |             |     |     |             |             |             |             |             | N/C         | N/C         | CLK2        | N/C         | K |
| L | N/C          | CLK0         | N/C          | N/C          |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |              |              |              |             |     |     |             |             |             |             |             | N/C         | N/C         | CLK1        | GND         | L |
| M | N/C          | N/C          | N/C          | I0           |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |              |              |              |             |     |     |             |             |             |             |             | I6          | N/C         | I/O63<br>H0 | I/O62<br>H1 | M |
| N | GND          | I/O0<br>A0   | I/O2<br>A2   | I/O3<br>A3   |                                                                                                                                                                                                                                                                                                                                                                                                                                                        |              |              |              |             |     |     |             |             |             |             |             | I/O60<br>H3 | I/O61<br>H2 | I/O59<br>H4 | GND         | N |
| P | I1           | I/O1<br>A1   | I/O6<br>A6   | VCC          | VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                    | I/O57<br>H6  | I/O58<br>H5  | I5           | P           |     |     |             |             |             |             |             |             |             |             |             |   |
| R | GND          | I/O5<br>A5   | I/O9<br>B1   | N/C          | I/O51<br>G4                                                                                                                                                                                                                                                                                                                                                                                                                                            | I/O54<br>G1  | I/O56<br>H7  | GND          | R           |     |     |             |             |             |             |             |             |             |             |             |   |
| T | I/O4<br>A4   | I/O8<br>B0   | I/O12<br>B4  | TCK          | TMS                                                                                                                                                                                                                                                                                                                                                                                                                                                    | I/O50<br>G5  | I/O55<br>G0  | N/C          | T           |     |     |             |             |             |             |             |             |             |             |             |   |
| U | I/O7<br>A7   | I/O11<br>B3  | I/O15<br>B7  | VCC          | VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                    | I/O18<br>C5  | VCC          | I/O24<br>D7  | I/O29<br>D2 | I2  | N/C | I/O35<br>E3 | N/C         | VCC         | N/C         | VCC         | VCC         | I/O48<br>G7 | I/O53<br>G2 | N/C         | U |
| V | I/O10<br>B2  | I/O13<br>B5  | VCC          | I/O16<br>C7  | I/O17<br>C6                                                                                                                                                                                                                                                                                                                                                                                                                                            | I/O21<br>C2  | I/O23<br>C0  | I/O27<br>D4  | I/O31<br>D0 | I3  | N/C | I/O33<br>E1 | I/O37<br>E5 | I/O41<br>F1 | I/O43<br>F3 | I/O46<br>F6 | I/O47<br>F7 | VCC         | I/O52<br>G3 | N/C         | V |
| W | GND          | I/O14<br>B6  | N/C          | N/C          | I/O19<br>C4                                                                                                                                                                                                                                                                                                                                                                                                                                            | I/O22<br>C1  | I/O25<br>D6  | I/O28<br>D3  | N/C         | N/C | I4  | N/C         | I/O34<br>E2 | I/O38<br>E6 | I/O39<br>E7 | I/O42<br>F2 | I/O45<br>F5 | N/C         | I/O49<br>G6 | GND         | W |
| Y | GND          | GND          | GND          | N/C          | I/O20<br>C3                                                                                                                                                                                                                                                                                                                                                                                                                                            | GND          | I/O26<br>D5  | I/O30<br>D1  | GND         | GND | GND | GND         | I/O32<br>E0 | I/O36<br>E4 | GND         | I/O40<br>F0 | I/O44<br>F4 | GND         | N/C         | GND         | Y |
|   | 20           | 19           | 18           | 17           | 16                                                                                                                                                                                                                                                                                                                                                                                                                                                     | 15           | 14           | 13           | 12          | 11  | 10  | 9           | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1           |   |

17466G-045

## 256-BALL fpBGA CONNECTION DIAGRAM (M4A3-256/128)


### Bottom View

#### 256-Ball fpBGA

|   | 16           | 15           | 14           | 13           | 12           | 11           | 10           | 9            | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1           |   |
|---|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|---|
| A | TRST         | I/O117<br>O5 | I/O116<br>O4 | I/O113<br>O1 | I/O126<br>P6 | I/O124<br>P4 | I12          | NC           | NC          | NC          | CLK0        | I/O1<br>A1  | I/O5<br>A5  | I/O7<br>A7  | I/O10<br>B2 | I/O12<br>B4 | A |
| B | I/O110<br>N6 | I/O111<br>N7 | I/O118<br>O6 | I/O115<br>O3 | I/O127<br>P7 | I/O125<br>P5 | I/O120<br>P0 | NC           | NC          | NC          | I1          | I/O2<br>A2  | I/O8<br>B0  | I/O11<br>B3 | I/O13<br>B5 | NC          | B |
| C | I/O108<br>N4 | I/O109<br>N5 | NC           | I/O119<br>O7 | I/O114<br>O2 | I/O122<br>P2 | I/O123<br>P3 | NC           | NC          | I0          | I/O4<br>A4  | I/O6<br>A6  | I/O15<br>B7 | I/O14<br>B6 | TDI         | I/O23<br>C7 | C |
| D | NC           | I/O104<br>N0 | TDO          | GND          | GND          | VCC          | GND          | VCC          | GND         | GND         | VCC         | GND         | VCC         | I/O9<br>B1  | I/O22<br>C6 | I/O21<br>C5 | D |
| E | I/O102<br>M6 | NC           | I/O107<br>N3 | VCC          | I/O105<br>N1 | I/O106<br>N2 | I13          | CLK3         | NC          | NC          | I/O0<br>A0  | NC          | GND         | I/O20<br>C4 | I/O19<br>C3 | I/O31<br>D7 | E |
| F | I/O98<br>M2  | I/O103<br>M7 | I/O101<br>M5 | GND          | I/O100<br>M4 | I/O99<br>M3  | I/O112<br>O0 | I/O121<br>P1 | NC          | NC          | I/O3<br>A3  | I/O18<br>C2 | VCC         | I/O16<br>C0 | I/O30<br>D6 | I/O29<br>D5 | F |
| G | NC           | I/O96<br>M0  | I11          | VCC          | NC           | I/O97<br>M1  | VCC          | GND          | GND         | VCC         | I/O17<br>C1 | I/O28<br>D4 | GND         | I/O26<br>D2 | I/O25<br>D1 | I2          | G |
| H | I/O88<br>L0  | I10          | I9           | GND          | I/O89<br>L1  | I/O90<br>L2  | GND          | VCC          | VCC         | GND         | I/O27<br>D3 | I/O24<br>D0 | VCC         | NC          | NC          | NC          | H |
| J | I/O91<br>L3  | I/O92<br>L4  | I/O93<br>L5  | GND          | I/O95<br>L7  | I/O94<br>L6  | GND          | VCC          | VCC         | GND         | I3          | NC          | GND         | NC          | NC          | NC          | J |
| K | NC           | NC           | NC           | VCC          | NC           | NC           | VCC          | GND          | GND         | VCC         | NC          | NC          | VCC         | I4          | NC          | I/O32<br>E0 | K |
| L | NC           | NC           | I/O80<br>K0  | GND          | I/O83<br>K3  | NC           | NC           | NC           | I/O59<br>H3 | I/O61<br>H5 | NC          | NC          | GND         | I/O35<br>E3 | I/O36<br>E4 | I/O33<br>E1 | L |
| M | I/O81<br>K1  | I/O82<br>K2  | I/O84<br>K4  | GND          | I/O67<br>I3  | I/O65<br>I1  | NC           | NC           | I/O58<br>H2 | I/O48<br>G0 | I/O51<br>G3 | NC          | VCC         | I/O44<br>F4 | I/O39<br>E7 | I/O34<br>E2 | M |
| N | I/O85<br>K5  | I/O86<br>K6  | ENABLE       | VCC          | GND          | VCC          | GND          | VCC          | GND         | GND         | VCC         | GND         | GND         | TCK         | I/O40<br>F0 | I/O37<br>E5 | N |
| P | I/O87<br>K7  | I/O77<br>J5  | I/O78<br>J6  | I/O79<br>J7  | I/O68<br>I4  | I/O66<br>I2  | NC           | NC           | NC          | I6          | I/O63<br>H7 | I/O52<br>G4 | I/O55<br>G7 | TMS         | I/O41<br>F1 | I/O38<br>E6 | P |
| R | I/O76<br>J4  | I/O75<br>J3  | I/O72<br>J0  | I/O71<br>I7  | I/O64<br>I0  | I7           | NC           | NC           | NC          | I/O56<br>H0 | I/O60<br>H4 | I/O49<br>G1 | I/O53<br>G5 | I/O47<br>F7 | I/O43<br>F3 | I/O42<br>F2 | R |
| T | I/O74<br>J2  | I/O73<br>J1  | I/O70<br>I6  | I/O69<br>I5  | I8           | CLK2         | NC           | NC           | CLK1        | I5          | I/O57<br>H1 | I/O62<br>H6 | I/O50<br>G2 | I/O54<br>G6 | I/O46<br>F6 | I/O45<br>F5 | T |
|   | 16           | 15           | 14           | 13           | 12           | 11           | 10           | 9            | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1           |   |

#### PIN DESIGNATIONS

CLK = Clock  
 GND = Ground  
 I = Input  
 I/O = Input/Output  
 N/C = No Connect  
 VCC = Supply Voltage  
 TDI = Test Data In  
 TCK = Test Clock  
 TMS = Test Mode Select  
 TDO = Test Data Out  
 TRST = Test Reset  
 ENABLE = Program



m4a3.256.128\_256bga

| 5V Commercial Combinations |              |              |
|----------------------------|--------------|--------------|
| M4A5-32/32                 | -5, -7, -10, | JC, VC, VC48 |
| M4A5-64/32                 | -55, -7, -10 | JC, VC, VC48 |
| M4A5-96/48                 |              | VC           |
| M4A5-128/64                |              | YC, VC       |
| M4A5-192/96                | -6, -7, -10  | VC           |
| M4A5-256/128               | -65, -7, -10 | YC           |

| 5V Industrial Combinations |              |              |
|----------------------------|--------------|--------------|
| M4A5-32/32                 | -7, -10, -12 | JJ, VI, VI48 |
| M4A5-64/32                 | -7, -10, -12 | JJ, VI, VI48 |
| M4A5-96/48                 |              | VI           |
| M4A5-128/64                |              | YI, VI       |
| M4A5-192/96                | -7, -10, -12 | VI           |
| M4A5-256/128               | -10, -12     | YI           |

## Lead-free Packaging

| 3.3V Commercial Combinations |               |                 |
|------------------------------|---------------|-----------------|
| M4A3-32/32                   | -5, -7, -10   | VNC, VNC48, JNC |
| M4A3-64/32                   | -55, -7, -10  | VNC, VNC48, JNC |
| M4A3-64/64                   |               | VNC             |
| M4A3-128/64                  |               | VNC             |
| M4A3-192/96                  | -6, -7, -10   | VNC             |
| M4A3-256/128                 | -55, -7, -10  | FANC, YNC       |
| M4A3-256/160                 | -7, -10       | YNC             |
| M4A3-256/192                 |               | FANC            |
| M4A3-384/192                 | -65, -10, -12 | FANC            |
| M4A3-512/192                 | -7, -10, -12  | FANC            |

| 3.3V Industrial Combinations |               |                 |
|------------------------------|---------------|-----------------|
| M4A3-32/32                   | -7, -10, -12  | VNI, VNI48, JNI |
| M4A3-64/32                   |               | VNI, VNI48, JNI |
| M4A3-64/64                   |               | VNI             |
| M4A3-128/64                  |               | VNI             |
| M4A3-192/96                  | -10, -12      | VNI             |
| M4A3-256/128                 |               | FANI, YNI       |
| M4A3-256/160                 |               | YNI             |
| M4A3-256/192                 | -10, -12, -14 | FANI            |
| M4A3-384/192                 |               | FANI            |
| M4A3-512/192                 |               | FANI            |

| 5V Commercial Combinations |              |                 |
|----------------------------|--------------|-----------------|
| M4A5-32/32                 | -5, -7, -10  | VNC, VNC48, JNC |
| M4A5-64/32                 | -55, -7, -10 | VNC, VNC48, JNC |
| M4A5-96/48                 |              | VNC             |
| M4A5-128/64                |              | VNC, YNC        |
| M4A5-192/96                | -6, -7, -10  | VNC             |
| M4A5-256/128               | -65, -7, -10 | YNC             |

| 5V Industrial Combinations |              |                 |
|----------------------------|--------------|-----------------|
| M4A5-32/32                 | -7, -10, -12 | VNI, VNI48, JNI |
| M4A5-64/32                 |              | VNI, VNI48, JNI |
| M4A5-96/48                 |              | VNI             |
| M4A5-128/64                |              | VNI, YNI        |
| M4A5-192/96                |              | VNI             |
| M4A5-256/128               |              | YNI             |

Most ispMACH devices are dual-marked with both Commercial and Industrial grades. The Industrial speed grade is slower, i.e., M4A3-256/128-7YC-10YI

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.