



Welcome to [E-XFL.COM](#)

### Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### **Applications of Embedded - CPLDs**

#### **Details**


|                                 |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Programmable Type               | In System Programmable  |
| Delay Time tpd(1) Max           | 12 ns   |
| Voltage Supply - Internal       | 4.5V ~ 5.5V   |
| Number of Logic Elements/Blocks | -   |
| Number of Macrocells            | 32  |
| Number of Gates                 | -   |
| Number of I/O                   | 32  |
| Operating Temperature           | -40°C ~ 85°C (TA)   |
| Mounting Type                   | Surface Mount   |
| Package / Case                  | 44-TQFP   |
| Supplier Device Package         | 44-TQFP (10x10)   |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/m4a5-32-32-12vi">https://www.e-xfl.com/product-detail/lattice-semiconductor/m4a5-32-32-12vi</a> |

The ispMACH 4A family offers 20 density-I/O combinations in Thin Quad Flat Pack (TQFP), Plastic Quad Flat Pack (PQFP), Plastic Leaded Chip Carrier (PLCC), Ball Grid Array (BGA), fine-pitch BGA (fpBGA), and chip-array BGA (caBGA) packages ranging from 44 to 388 pins (Table 3). It also offers I/O safety features for mixed-voltage designs so that the 3.3-V devices can accept 5-V inputs, and 5-V devices do not overdrive 3.3-V inputs. Additional features include Bus-Friendly inputs and I/Os, a programmable power-down mode for extra power savings and individual output slew rate control for the highest speed transition or for the lowest noise transition.

**Table 3. ispMACH 4A Package and I/O Options (Number of I/Os and dedicated inputs in Table)**


| 3.3 V Devices  |         |         |         |          |          |             |          |          |
|----------------|---------|---------|---------|----------|----------|-------------|----------|----------|
| Package        | M4A3-32 | M4A3-64 | M4A3-96 | M4A3-128 | M4A3-192 | M4A3-256    | M4A3-384 | M4A3-512 |
| 44-pin PLCC    | 32+2    | 32+2    |         |          |          |             |          |          |
| 44-pin TQFP    | 32+2    | 32+2    |         |          |          |             |          |          |
| 48-pin TQFP    | 32+2    | 32+2    |         |          |          |             |          |          |
| 100-pin TQFP   |         | 64+6    | 48+8    | 64+6     |          |             |          |          |
| 100-pin PQFP   |         |         |         | 64+6     |          |             |          |          |
| 100-ball caBGA |         |         |         | 64+6     |          |             |          |          |
| 144-pin TQFP   |         |         |         |          | 96+16    |             |          |          |
| 144-ball fpBGA |         |         |         |          | 96+16    |             |          |          |
| 208-pin PQFP   |         |         |         |          |          | 128+14, 160 | 160      | 160      |
| 256-ball fpBGA |         |         |         |          |          | 128+14, 192 | 192      | 192      |
| 256-ball BGA   |         |         |         |          |          | 128+14      | 192      |          |
| 388-ball fpBGA |         |         |         |          |          |             |          | 256      |

| 5 V Devices  |         |         |         |          |          |          |
|--------------|---------|---------|---------|----------|----------|----------|
| Package      | M4A5-32 | M4A5-64 | M4A5-96 | M4A5-128 | M4A5-192 | M4A5-256 |
| 44-pin PLCC  | 32+2    | 32+2    |         |          |          |          |
| 44-pin TQFP  | 32+2    | 32+2    |         |          |          |          |
| 48-pin TQFP  | 32+2    | 32+2    |         |          |          |          |
| 100-pin TQFP |         |         | 48+8    | 64+6     |          |          |
| 100-pin PQFP |         |         |         | 64+6     |          |          |
| 144-pin TQFP |         |         |         |          | 96+16    |          |
| 208-pin PQFP |         |         |         |          |          | 128+14   |



17466G-007

**Figure 3. Logic Allocator Configurations: Synchronous Mode**



17466G-008

**Figure 4. Logic Allocator Configurations: Asynchronous Mode**

Note that the configuration of the logic allocator has absolutely no impact on the speed of the signal. All configurations have the same delay. This means that designers do not have to decide between optimizing resources or speed; both can be optimized.

If not used in the cluster, the extra product term can act in conjunction with the basic cluster to provide XOR logic for such functions as data comparison, or it can work with the D-, T-type flip-flop to provide for J-K, and S-R register operation. In addition, if the basic cluster is routed to another macrocell, the extra product term is still available for logic. In this case, the first XOR input will be a logic 0. This circuit has the flexibility to route product terms elsewhere without giving up the use of the macrocell.

Product term clusters do not “wrap” around a PAL block. This means that the macrocells at the ends of the block have fewer product terms available.

**Table 8. Register/Latch Operation**

| Configuration   | Input(s) | CLK/LE <sup>1</sup> | Q+ |
|-----------------|----------|---------------------|----|
| D-type Register | D=X      | 0, 1, ↓ (↑)         | Q  |
|                 | D=0      | ↑ (↓)               | 0  |
|                 | D=1      | ↑ (↓)               | 1  |
| T-type Register | T=X      | 0, 1, ↓ (↑)         | Q  |
|                 | T=0      | ↑ (↓)               | Q  |
|                 | T=1      | ↑ (↓)               | Q̄ |
| D-type Latch    | D=X      | 1(0)                | Q  |
|                 | D=0      | 0(1)                | 0  |
|                 | D=1      | 0(1)                | 1  |


**Note:**

1. Polarity of CLK/LE can be programmed

Although the macrocell shows only one input to the register, the XOR gate in the logic allocator allows the D-, T-type register to emulate J-K, and S-R behavior. In this case, the available product terms are divided between J and K (or S and R). When configured as J-K, S-R, or T-type, the extra product term must be used on the XOR gate input for flip-flop emulation. In any register type, the polarity of the inputs can be programmed.

The clock input to the flip-flop can select any of the four PAL block clocks in synchronous mode, with the additional choice of either polarity of an individual product term clock in the asynchronous mode.

The initialization circuit depends on the mode. In synchronous mode (Figure 7), asynchronous reset and preset are provided, each driven by a product term common to the entire PAL block.



17466G-012

17466G-013

**Figure 7. Synchronous Mode Initialization Configurations**

## Output Switch Matrix

The output switch matrix allows macrocells to be connected to any of several I/O cells within a PAL block. This provides high flexibility in determining pinout and allows design changes to occur without effecting pinout.

In ispMACH 4A devices with 2:1 Macrocell-I/O cell ratio, each PAL block has twice as many macrocells as I/O cells. The ispMACH 4A output switch matrix allows for half of the macrocells to drive I/O cells within a PAL block, in combinations according to Figure 9. Each I/O cell can choose from eight macrocells; each macrocell has a choice of four I/O cells. The ispMACH 4A devices with 1:1 Macrocell-I/O cell ratio allow each macrocell to drive one of eight I/O cells (Figure 9).





Figure 9. ispMACH 4A Output Switch Matrix

Table 10. Output Switch Matrix Combinations for ispMACH 4A Devices with 2:1 Macrocell-I/O Cell Ratio

| Macrocell | Routable to I/O Cells  |
|-----------|------------------------|
| M0, M1    | I/00, I/05, I/06, I/07 |
| M2, M3    | I/00, I/01, I/06, I/07 |
| M4, M5    | I/00, I/01, I/02, I/07 |
| M6, M7    | I/00, I/01, I/02, I/03 |
| M8, M9    | I/01, I/02, I/03, I/04 |
| M10, M11  | I/02, I/03, I/04, I/05 |


## I/O Cell

The I/O cell (Figures 10 and 11) simply consists of a programmable output enable, a feedback path, and flip-flop (except ispMACH 4A devices with 1:1 macrocell-I/O cell ratio). An individual output enable product term is provided for each I/O cell. The feedback signal drives the input switch matrix.



17466G-017

**Figure 10. I/O Cell for ispMACH 4A Devices with 2:1 Macrocell-I/O Cell Ratio**



17466G-018

**Figure 11. I/O Cell for ispMACH 4A Devices with 1:1 Macrocell-I/O Cell Ratio**

The I/O cell (Figure 10) contains a flip-flop, which provides the capability for storing the input in a D-type register or latch. The clock can be any of the PAL block clocks. Both the direct and registered versions of the input are sent to the input switch matrix. This allows for such functions as “time-domain-multiplexed” data comparison, where the first data value is stored, and then the second data value is put on the I/O pin and compared with the previous stored value.


Note that the flip-flop used in the ispMACH 4A I/O cell is independent of the flip-flops in the macrocells. It powers up to a logic low.

### **Zero-Hold-Time Input Register**

The ispMACH 4A devices have a zero-hold-time (ZHT) fuse which controls the time delay associated with loading data into all I/O cell registers and latches. When programmed, the ZHT fuse increases the data path setup delays to input storage elements, matching equivalent delays in the clock path. When the fuse is erased, the setup time to the input storage element is minimized. This feature facilitates doing worst-case designs for which data is loaded from sources which have low (or zero) minimum output propagation delays from clock edges.


## Input Switch Matrix

The input switch matrix (Figures 12 and 13) optimizes routing of inputs to the central switch matrix. Without the input switch matrix, each input and feedback signal has only one way to enter the central switch matrix. The input switch matrix provides additional ways for these signals to enter the central switch matrix.



17466G-002

**Figure 12. ispMACH 4A with 2:1 Macrocell-I/O Cell Ratio - Input Switch Matrix**



17466G-003

**Figure 13. ispMACH 4A with 1:1 Macrocell-I/O Cell Ratio - Input Switch Matrix**






Figure 18. PAL Block for M4A (3,5)-32/32

17466H-042

## BLOCK DIAGRAM – M4A3-64/64




## BLOCK DIAGRAM – M4A(3,5)-96/48




17466G-021

## BLOCK DIAGRAM – M4A(3,5)-192/96



17466G-067

## BLOCK DIAGRAM – M4A(3,5)-256/128



## ABSOLUTE MAXIMUM RATINGS

### M4A5

|   |                            |
|---|----------------------------|
| Storage Temperature.....  | -65°C to +150°C            |
| Ambient Temperature<br>with Power Applied.....  | -55°C to +100°C            |
| Device Junction Temperature.....  | +130°C                     |
| Supply Voltage<br>with Respect to Ground .....  | -0.5 V to +7.0 V           |
| DC Input Voltage .....  | -0.5 V to $V_{CC}$ + 0.5 V |
| Static Discharge Voltage.....   | 2000 V                     |
| Latchup Current ( $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ ) .....  | 200 mA                     |
| <i>Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.</i> |                            |

## OPERATING RANGES

### Commercial (C) Devices

|  |                    |
|--|--------------------|
| Ambient Temperature ( $T_A$ )                              |                    |
| Operating in Free Air.....                                 | 0°C to +70°C       |
| Supply Voltage ( $V_{CC}$ )<br>with Respect to Ground..... | +4.75 V to +5.25 V |

### Industrial (I) Devices

|  |                   |
|--|-------------------|
| Ambient Temperature ( $T_A$ )  |                   |
| Operating in Free Air.....   | -40°C to +85°C    |
| Supply Voltage ( $V_{CC}$ )<br>with Respect to Ground.....   | +4.50 V to +5.5 V |
| <i>Operating ranges define those limits between which the functionality of the device is guaranteed.</i> |                   |

## 5-V DC CHARACTERISTICS OVER OPERATING RANGES

| Parameter Symbol | Parameter Description                 | Test Conditions   | Min | Typ | Max  | Unit          |
|------------------|---------------------------------------|---|-----|-----|------|---------------|
| $V_{OH}$         | Output HIGH Voltage                   | $I_{OH} = -3.2 \text{ mA}$ , $V_{CC} = \text{Min}$ , $V_{IN} = V_{IH}$ or $V_{IL}$          | 2.4 |     |      | V             |
|                  |                                       | $I_{OH} = -100 \mu\text{A}$ , $V_{CC} = \text{Max}$ , $V_{IN} = V_{IH}$ or $V_{IL}$         |     | 3.3 | 3.6  | V             |
| $V_{OL}$         | Output LOW Voltage                    | $I_{OL} = 24 \text{ mA}$ , $V_{CC} = \text{Min}$ , $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 1)   |     |     | 0.5  | V             |
| $V_{IH}$         | Input HIGH Voltage                    | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 2)                               | 2.0 |     |      | V             |
| $V_{IL}$         | Input LOW Voltage                     | Guaranteed Input Logical LOW Voltage for all Inputs (Note 2)                                |     |     | 0.8  | V             |
| $I_{IH}$         | Input HIGH Leakage Current            | $V_{IN} = 5.25 \text{ V}$ , $V_{CC} = \text{Max}$ (Note 3)                                  |     |     | 10   | $\mu\text{A}$ |
| $I_{IL}$         | Input LOW Leakage Current             | $V_{IN} = 0 \text{ V}$ , $V_{CC} = \text{Max}$ (Note 3)                                     |     |     | -10  | $\mu\text{A}$ |
| $I_{OZH}$        | Off-State Output Leakage Current HIGH | $V_{OUT} = 5.25 \text{ V}$ , $V_{CC} = \text{Max}$ , $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 3) |     |     | 10   | $\mu\text{A}$ |
| $I_{OZL}$        | Off-State Output Leakage Current LOW  | $V_{OUT} = 0 \text{ V}$ , $V_{CC} = \text{Max}$ , $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 3)    |     |     | -10  | $\mu\text{A}$ |
| $I_{SC}$         | Output Short-Circuit Current          | $V_{OUT} = 0.5 \text{ V}$ , $V_{CC} = \text{Max}$ (Note 4)                                  | -30 |     | -160 | mA            |

### Notes:

1. Total  $I_{OL}$  for one PAL block should not exceed 64 mA.
2. These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.
3. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.

## ispMACH 4A TIMING PARAMETERS OVER OPERATING RANGES<sup>1</sup>

|                   |   | -5  |     | -55 |     | -6  |     | -65  |     | -7   |     | -10  |     | -12  |     | -14  |     | Unit |
|-------------------|---|-----|-----|-----|-----|-----|-----|------|-----|------|-----|------|-----|------|-----|------|-----|------|
|                   |   | Min | Max | Min | Max | Min | Max | Min  | Max | Min  | Max | Min  | Max | Min  | Max | Min  | Max |      |
| <b>Frequency:</b> |   |     |     |     |     |     |     |      |     |      |     |      |     |      |     |      |     |      |
| $f_{MAXS}$        | External feedback, D-type, Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{COS})$                         | 143 |     | 133 |     | 125 |     | 118  |     | 95.2 |     | 87.0 |     | 74.1 |     | 60.6 |     | MHz  |
|                   | External feedback, T-type, Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{COS})$                         | 125 |     | 125 |     | 118 |     | 111  |     | 87.0 |     | 80.0 |     | 69.0 |     | 57.1 |     | MHz  |
|                   | Internal feedback ( $f_{CNT}$ ), D-type, Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{COS})$           | 182 |     | 167 |     | 160 |     | 154  |     | 125  |     | 118  |     | 95.0 |     | 74.1 |     | MHz  |
|                   | Internal feedback ( $f_{CNT}$ ), T-type, Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{COS})$           | 154 |     | 154 |     | 148 |     | 143  |     | 111  |     | 105  |     | 87.0 |     | 69.0 |     | MHz  |
|                   | No feedback <sup>2</sup> , Min of $1/(t_{WLS} + t_{WHS})$ , $1/(t_{SS} + t_{HS})$ or $1/(t_{SST} + t_{HS})$ | 250 |     | 250 |     | 200 |     | 200  |     | 154  |     | 125  |     | 100  |     | 83.3 |     | MHz  |
| $f_{MAXA}$        | External feedback, D-type, Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{COA})$                         | 111 |     | 111 |     | 108 |     | 100  |     | 83.3 |     | 66.7 |     | 55.6 |     | 43.5 |     | MHz  |
|                   | External feedback, T-type, Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SAT} + t_{COA})$                        | 105 |     | 105 |     | 102 |     | 95.2 |     | 76.9 |     | 62.5 |     | 52.6 |     | 41.7 |     | MHz  |
|                   | Internal feedback ( $f_{CNTA}$ ), D-type, Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{COA})$          | 133 |     | 133 |     | 125 |     | 125  |     | 105  |     | 83.3 |     | 66.7 |     | 50.0 |     | MHz  |
|                   | Internal feedback ( $f_{CNTA}$ ), T-type, Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SAT} + t_{COA})$         | 125 |     | 125 |     | 125 |     | 118  |     | 95.2 |     | 76.9 |     | 62.5 |     | 47.6 |     | MHz  |
|                   | No feedback <sup>2</sup> , Min of $1/(t_{WLA} + t_{WHA})$ , $1/(t_{SA} + t_{HA})$ or $1/(t_{SAT} + t_{HA})$ | 167 |     | 167 |     | 143 |     | 143  |     | 125  |     | 100  |     | 62.5 |     | 55.6 |     | MHz  |
| $f_{MAXI}$        | Maximum input register frequency, Min of $1/(t_{WIRH} + t_{WIRL})$ or $1/(t_{SIRS} + t_{HIRS})$             | 167 |     | 167 |     | 143 |     | 143  |     | 125  |     | 100  |     | 83.3 |     | 83.3 |     | MHz  |

**Notes:**

- See "Switching Test Circuit" document on the Literature Download page of the Lattice web site.
- This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.

## CAPACITANCE<sup>1</sup>

| Parameter Symbol | Parameter Description | Test Conditions        |                           | Typ | Unit |
|------------------|-----------------------|------------------------|---------------------------|-----|------|
| $C_{IN}$         | Input capacitance     | $V_{IN}=2.0\text{ V}$  | 3.3 V or 5 V, 25°C, 1 MHz | 6   | pF   |
| $C_{I/O}$        | Output capacitance    | $V_{OUT}=2.0\text{ V}$ | 3.3 V or 5 V, 25°C, 1 MHz | 8   | pF   |

**Note:**

- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where this parameter may be affected.

## I<sub>CC</sub> vs. FREQUENCY

These curves represent the typical power consumption for a particular device at system frequency. The selected “typical” pattern is a 16-bit up-down counter. This pattern fills the device and exercises every macrocell. Maximum frequency shown uses internal feedback and a D-type register. Power-Speed are optimized to obtain the highest counter frequency and the lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to lowest power.




Figure 19. ispMACH 4A I<sub>CC</sub> Curves at High Speed Mode





Figure 20. ispMACH 4A I<sub>CC</sub> Curves at Low Power Mode

## 44-PIN PLCC CONNECTION DIAGRAM (M4A(3,5)-32/32 AND M4A(3,5)-64/32)

### Top View



17466G-026

### PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I/O = Input/Output

V<sub>CC</sub> = Supply Voltage

TDI = Test Data In


TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out

## 44-PIN TQFP CONNECTION DIAGRAM (M4A(3,5)-32/32 AND M4A(3,5)-64/32)

### Top View



### PIN DESIGNATIONS

CLK/I = Clock or Input

GND = Ground

I/O = Input/Output

V<sub>CC</sub> = Supply Voltage

TDI = Test Data In

TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out

## 144-BALL FPBGA CONNECTION DIAGRAM (M4A3-192/96)


### Bottom View

144-Ball fpBGA

|   | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1           |   |
|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|---|
| A | GND         | I/O72<br>L7 | I/O76<br>L3 | I13         | GBCLK3      | I0          | I/O82<br>A2 | I/O86<br>A6 | I/O88<br>B0 | I/O93<br>B5 | I/O95<br>B7 | GND         | A |
| B | GND         | I/O73<br>L6 | I/O77<br>L2 | I/O79<br>L0 | VCC         | I1          | I/O83<br>A3 | I/O87<br>A7 | I/O90<br>B2 | I/O94<br>B6 | I/O0<br>D7  | TDI         | B |
| C | GND         | TDO         | I/O74<br>L5 | I14         | GND         | I/O80<br>A0 | I/O84<br>A4 | GND         | I/O92<br>B4 | I/O1<br>D6  | I/O4<br>D3  | I/O3<br>D4  | C |
| D | I/O67<br>K4 | I/O69<br>K2 | I/O71<br>K0 | I/O75<br>L4 | GBCLK0      | I/O81<br>A1 | VCC         | I/O91<br>B3 | I/O2<br>D5  | I2          | I/O6<br>D1  | I/O7<br>D0  | D |
| E | I12         | I/O64<br>K7 | I/O66<br>K5 | I/O70<br>K1 | I/O78<br>L1 | I/O85<br>A5 | I/O89<br>B1 | I/O5<br>D2  | I/O8<br>C7  | I4          | GND         | VCC         | E |
| F | I10         | I11         | GND         | I/O65<br>K6 | I/O68<br>K3 | I15         | I3          | GND         | I/O12<br>C3 | I/O11<br>C4 | I/O10<br>C5 | I/O9<br>C6  | F |
| G | I/O60<br>J3 | I/O61<br>J2 | I/O62<br>J1 | I/O63<br>J0 | VCC         | GND         | I7          | I/O20<br>E3 | I/O17<br>E6 | I/O15<br>C0 | I/O14<br>C1 | I/O13<br>C2 | G |
| H | I/O56<br>J7 | I/O57<br>J6 | I/O58<br>J5 | I/O59<br>J4 | I/O53<br>I2 | I/O41<br>H1 | I/O37<br>G5 | I/O30<br>F1 | I/O22<br>E1 | I/O18<br>E5 | I/O16<br>E7 | VCC         | H |
| J | I/O55<br>I0 | I/O54<br>I1 | VCC         | I/O50<br>I5 | I/O43<br>H3 | VCC         | I/O33<br>G1 | GBCLK2      | I/O27<br>F4 | I/O23<br>E0 | I/O21<br>E2 | I/O19<br>E4 | J |
| K | I/O51<br>I4 | I/O52<br>I3 | I/O49<br>I6 | I/O44<br>H4 | GND         | I/O36<br>G4 | I/O32<br>G0 | VCC         | I6          | I/O26<br>F5 | TCK         | TMS         | K |
| L | GND         | I/O48<br>I7 | I/O46<br>H6 | I/O42<br>H2 | I/O39<br>G7 | I/O35<br>G3 | I9          | GND         | I/O31<br>F0 | I/O29<br>F2 | I/O25<br>F6 | GND         | L |
| M | GND         | I/O47<br>H7 | I/O45<br>H5 | I/O40<br>H0 | I/O38<br>G6 | I/O34<br>G2 | I8          | GBCLK1      | I5          | I/O28<br>F3 | I/O24<br>F7 | GND         | M |

### PIN DESIGNATIONS

CLK = Clock  
 GND = Ground  
 I = Input  
 I/O = Input/Output  
 N/C = No Connect  
 VCC = Supply Voltage  
 TDI = Test Data In  
 TCK = Test Clock  
 TMS = Test Mode Select  
 TDO = Test Data Out



## 256-BALL fpBGA CONNECTION DIAGRAM (M4A3-256/192)


### Bottom View

256-Ball fpBGA

|   | 16            | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8            | 7            | 6            | 5            | 4            | 3            | 2            | 1                       |   |
|---|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|-------------------------|---|
| A | I/O167<br>N15 | I/O181<br>O13 | I/O180<br>O12 | I/O177<br>O9  | I/O174<br>O6  | I/O172<br>O4  | I/O191<br>P14 | I/O186<br>P4  | I/O1<br>A2   | I/O3<br>A6   | GCLK0        | I/O9<br>B1   | I/O13<br>B5  | I/O15<br>B7  | I/O18<br>B10 | I/O20<br>B12 <th>A</th> | A |
| B | I/O165<br>N13 | I/O166<br>N14 | I/O182<br>O14 | I/O179<br>O11 | I/O175<br>O7  | I/O173<br>O5  | I/O168<br>O0  | I/O187<br>P6  | I/O0<br>A0   | I/O5<br>A10  | I/O7<br>A14  | I/O10<br>B2  | I/O16<br>B8  | I/O19<br>B11 | I/O21<br>B13 | NC                      | B |
| C | I/O163<br>N11 | I/O164<br>N12 | NC            | I/O183<br>O15 | I/O178<br>O10 | I/O170<br>O2  | I/O171<br>O3  | I/O189<br>P10 | I/O184<br>P0 | I/O6<br>A12  | I/O12<br>B4  | I/O14<br>B6  | I/O23<br>B15 | I/O22<br>B14 | TDI          | I/O39<br>C15            | C |
| D | I/O158<br>N6  | I/O159<br>N7  | TDO           | GND           | GND           | VCC           | GND           | VCC           | GND          | GND          | VCC          | GND          | VCC          | I/O17<br>B9  | I/O38<br>C14 | I/O37<br>C13            | D |
| E | I/O156<br>N4  | NC            | I/O162<br>N10 | VCC           | I/O160<br>N8  | I/O161<br>N9  | I/O190<br>P12 | GCLK3         | I/O188<br>P8 | I/O2<br>A4   | I/O8<br>B0   | NC           | GND          | I/O36<br>C12 | I/O35<br>C11 | I/O31<br>C7             | E |
| F | I/O152<br>N0  | I/O157<br>N5  | I/O155<br>N3  | GND           | I/O154<br>N2  | I/O153<br>N1  | I/O176<br>O8  | I/O169<br>O1  | I/O185<br>P2 | I/O4<br>A8   | I/O11<br>B3  | I/O34<br>C10 | VCC          | I/O32<br>C8  | I/O30<br>C6  | I/O29<br>C5             | F |
| G | I/O147<br>M6  | I/O150<br>M12 | I/O149<br>M10 | VCC           | I/O148<br>M8  | I/O151<br>M14 | VCC           | GND           | GND          | VCC          | I/O33<br>C9  | I/O28<br>C4  | GND          | I/O26<br>C2  | I/O25<br>C1  | I/O47<br>D14            | G |
| H | I/O144<br>M0  | I/O146<br>M4  | I/O145<br>OM2 | GND           | I/O136<br>L0  | I/O137<br>L2  | GND           | VCC           | VCC          | GND          | I/O27<br>C3  | I/O24<br>C0  | VCC          | I/O44<br>D8  | I/O43<br>D6  | I/O42<br>D4             | H |
| J | I/O138<br>L4  | I/O139<br>L6  | I/O140<br>L8  | GND           | I/O142<br>L12 | I/O141<br>L10 | GND           | VCC           | VCC          | GND          | I/O46<br>D12 | I/O45<br>D10 | GND          | I/O49<br>E2  | I/O48<br>E0  | I/O50<br>E4             | J |
| K | I/O143<br>L14 | I/O120<br>K0  | I/O121<br>K1  | VCC           | I/O123<br>K3  | I/O122<br>K2  | VCC           | GND           | GND          | VCC          | I/O41<br>D2  | I/O40<br>D0  | VCC          | I/O55<br>E14 | I/O54<br>E12 | I/O56<br>F0             | K |
| L | I/O124<br>K4  | I/O125<br>K5  | I/O127<br>K7  | GND           | I/O130<br>K10 | I/O126<br>K6  | I/O98<br>I4   | I/O91<br>H6   | I/O75<br>G3  | I/O77<br>G5  | I/O52<br>E8  | I/O51<br>E6  | GND          | I/O59<br>F3  | I/O60<br>F4  | I/O57<br>F1             | L |
| M | I/O128<br>K8  | I/O129<br>K9  | I/O131<br>K11 | GND           | I/O107<br>J3  | I/O105<br>J1  | I/O100<br>I8  | I/O90<br>H4   | I/O74<br>G2  | I/O80<br>G8  | I/O83<br>G11 | I/O53<br>E10 | VCC          | I/O68<br>F12 | I/O63<br>F7  | I/O58<br>F2             | M |
| N | I/O132<br>K12 | I/O133<br>K13 | I/O135<br>K15 | VCC           | GND           | VCC           | GND           | VCC           | GND          | VCC          | GND          | GND          | TCK          | I/O64<br>F8  | I/O61<br>F5  | N                       |   |
| P | I/O134<br>K14 | I/O117<br>J13 | I/O118<br>J14 | I/O119<br>J15 | I/O108<br>J4  | I/O106<br>J2  | I/O101<br>I10 | I/O89<br>H2   | I/O93<br>H10 | I/O94<br>H12 | I/O79<br>G7  | I/O84<br>G12 | I/O87<br>G15 | TMS          | I/O65<br>F9  | I/O62<br>F6             | P |
| R | I/O116<br>J12 | I/O115<br>J11 | I/O112<br>J8  | I/O111<br>J7  | I/O104<br>J0  | I/O102<br>I12 | I/O99<br>I6   | I/O96<br>I0   | I/O92<br>H8  | I/O72<br>G0  | I/O76<br>G4  | I/O81<br>G9  | I/O85<br>G13 | I/O71<br>F15 | I/O67<br>F11 | I/O66<br>F10            | R |
| T | I/O114<br>J10 | I/O113<br>J9  | I/O110<br>J6  | I/O109<br>J5  | I/O103<br>I14 | GCLK2         | I/O97<br>I2   | I/O88<br>H0   | GCLK1        | I/O95<br>H14 | I/O73<br>G1  | I/O78<br>G6  | I/O82<br>G10 | I/O86<br>G14 | I/O70<br>F14 | I/O69<br>F13            | T |

### PIN DESIGNATIONS

CLK = Clock  
 GND = Ground  
 I = Input  
 I/O = Input/Output  
 N/C = No Connect  
 VCC = Supply Voltage  
 TDI = Test Data In  
 TCK = Test Clock  
 TMS = Test Mode Select  
 TDO = Test Data Out



## 388-BALL fpBGA CONNECTION DIAGRAM (M4A3-512/256)


### Bottom View

388-Ball fpBGA

|    | 22            | 21            | 20            | 19            | 18            | 17            | 16            | 15            | 14            | 13            | 12            | 11           | 10           | 9            | 8            | 7            | 6            | 5            | 4            | 3            | 2            | 1           |    |
|----|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|-------------|----|
| A  | GND           | I/O243<br>OX3 | I/O240<br>OX0 | I/O241<br>OX1 | I/O236<br>NX4 | I/O231<br>MX7 | I/O228<br>MX4 | I/O226<br>MX2 | I/O255<br>PX7 | I/O251<br>PX3 | I/O248<br>PX0 | I/O0<br>A0   | I/O5<br>A5   | I/O6<br>A6   | I/O27<br>D3  | I/O30<br>D6  | I/O17<br>C1  | I/O22<br>C6  | I/O8<br>B0   | I/O10<br>B2  | N/C          | GND         | A  |
| B  | N/C           | GND           | I/O245<br>OX5 | I/O242<br>OX2 | I/O238<br>NX6 | I/O234<br>NX2 | I/O232<br>NX0 | I/O229<br>MX5 | I/O224<br>MX0 | I/O253<br>PX5 | I/O249<br>PX1 | I/O2<br>A2   | CLK0         | I/O26<br>D2  | I/O29<br>D5  | I/O31<br>D7  | I/O20<br>C4  | I/O9<br>B1   | I/O12<br>B4  | I/O13<br>B5  | GND          | TDI         | B  |
| C  | I/O213<br>KX5 | TDO           | GND           | I/O247<br>OX7 | I/O244<br>OX4 | I/O239<br>NX7 | I/O235<br>NX3 | I/O230<br>MX6 | I/O227<br>MX3 | CLK3          | I/O250<br>PX2 | I/O1<br>A1   | I/O7<br>A7   | I/O25<br>D1  | I/O16<br>C0  | I/O18<br>C2  | I/O23<br>C7  | I/O11<br>B3  | I/O15<br>B7  | GND          | I/O47<br>F7  | I/O44<br>F4 | C  |
| D  | I/O210<br>KX2 | I/O212<br>KX4 | I/O215<br>KX7 | GND           | I/O246<br>OX6 | VCC           | I/O237<br>NX5 | I/O233<br>NX1 | VCC           | I/O254<br>PX6 | VCC           | I/O3<br>A3   | I/O24<br>D0  | VCC          | I/O19<br>C3  | I/O21<br>C5  | VCC          | I/O14<br>B6  | GND          | I/O46<br>F6  | I/O43<br>F3  | I/O41<br>F1 | D  |
| E  | I/O207<br>JX7 | I/O209<br>KX1 | I/O211<br>KX3 | I/O214<br>KX6 |               |               |               |               |               |               |               |              |              |              |              |              |              |              | I/O45<br>F5  | I/O42<br>F2  | I/O40<br>F0  | I/O54<br>G6 | E  |
| F  | I/O203<br>JX3 | I/O205<br>JX5 | I/O208<br>KX0 | VCC           |               |               |               |               |               |               |               |              |              |              |              |              |              |              | VCC          | I/O55<br>G7  | I/O52<br>G4  | I/O50<br>G2 | F  |
| G  | I/O200<br>JX0 | I/O202<br>JX2 | I/O204<br>JX4 | I/O206<br>JX6 |               |               | VCC           | VCC           | N/C           | I/O225<br>MX1 | I/O252<br>PX4 | I/O4<br>A4   | I/O28<br>D4  | N/C          | VCC          | VCC          |              |              | I/O53<br>G5  | I/O51<br>G3  | I/O49<br>G1  | I/O39<br>E7 | G  |
| H  | I/O221<br>LX5 | I/O222<br>LX6 | I/O223<br>LX7 | I/O201<br>JX1 |               |               | VCC           | N/C           | GND           | GND           | GND           | GND          | GND          | GND          | N/C          | VCC          |              |              | I/O48<br>G0  | I/O38<br>E6  | I/O37<br>E5  | I/O36<br>E4 | H  |
| J  | I/O218<br>LX2 | I/O219<br>LX3 | I/O220<br>LX4 | VCC           |               |               | N/C           | GND           | GND           | GND           | GND           | GND          | GND          | GND          | N/C          | VCC          |              |              | VCC          | I/O35<br>E3  | I/O34<br>E2  | I/O32<br>E0 | J  |
| K  | I/O197<br>IX5 | I/O198<br>IX6 | I/O199<br>IX7 | I/O216<br>LX0 |               |               | I/O217<br>LX1 | GND           | GND           | GND           | GND           | GND          | GND          | GND          | GND          | I/O33<br>E1  |              |              | I/O63<br>H7  | I/O62<br>H6  | I/O61<br>H5  | I/O60<br>H4 | K  |
| L  | I/O192<br>IX0 | I/O194<br>IX2 | I/O195<br>IX3 | I/O196<br>IX4 |               |               | I/O193<br>IX1 | GND           | GND           | GND           | GND           | GND          | GND          | GND          | GND          | I/O58<br>H2  |              |              | VCC          | I/O59<br>H3  | I/O57<br>H1  | I/O56<br>H0 | L  |
| M  | I/O184<br>HX0 | I/O185<br>HX1 | I/O187<br>HX3 | VCC           |               |               | I/O186<br>HX2 | GND           | GND           | GND           | GND           | GND          | GND          | GND          | GND          | I/O69<br>I5  |              |              | I/O67<br>I3  | I/O65<br>I1  | I/O66<br>I2  | I/O64<br>I0 | M  |
| N  | I/O188<br>HX4 | I/O189<br>HX5 | I/O191<br>HX7 | I/O190<br>HX6 |               |               | I/O162<br>EX2 | GND           | GND           | GND           | GND           | GND          | GND          | GND          | GND          | I/O89<br>L1  |              |              | I/O88<br>L0  | I/O71<br>I7  | I/O70<br>I6  | I/O68<br>I4 | N  |
| P  | I/O160<br>EX0 | I/O161<br>EX1 | I/O163<br>EX3 | VCC           |               |               | N/C           | GND           | GND           | GND           | GND           | GND          | GND          | GND          | GND          | N/C          |              |              | VCC          | I/O92<br>L4  | I/O91<br>L3  | I/O90<br>L2 | P  |
| R  | I/O164<br>EX4 | I/O165<br>EX5 | I/O166<br>EX6 | I/O177<br>GX1 |               |               | VCC           | N/C           | GND           | GND           | GND           | GND          | GND          | GND          | N/C          | VCC          |              |              | I/O74<br>J2  | I/O95<br>L7  | I/O94<br>L6  | I/O93<br>L5 | R  |
| T  | I/O167<br>EX7 | I/O176<br>GX0 | I/O179<br>GX3 | I/O181<br>GX5 |               |               | VCC           | VCC           | N/C           | I/O152<br>DX0 | I/O131<br>AX3 | I/O122<br>P2 | I/O98<br>M2  | N/C          | VCC          | VCC          |              |              | I/O78<br>J6  | I/O76<br>J4  | I/O73<br>J1  | I/O72<br>J0 | T  |
| U  | I/O178<br>GX2 | I/O180<br>GX4 | I/O183<br>GX7 | VCC           |               |               |               |               |               |               |               |              |              |              |              |              |              |              | VCC          | I/O80<br>K0  | I/O77<br>J5  | I/O75<br>J3 | U  |
| V  | I/O182<br>GX6 | N/C           | I/O169<br>FX1 | I/O172<br>FX4 |               |               |               |               |               |               |               |              |              |              |              |              |              |              | I/O86<br>K6  | I/O83<br>K3  | I/O81<br>K1  | I/O79<br>J7 | V  |
| W  | I/O168<br>FX0 | I/O170<br>FX2 | I/O173<br>FX5 | GND           | I/O143<br>BX7 | VCC           | I/O150<br>CX6 | I/O145<br>CX1 | VCC           | I/O153<br>DX1 | I/O123<br>P3  | VCC          | I/O96<br>M0  | VCC          | I/O104<br>N0 | I/O111<br>N7 | VCC          | I/O119<br>O7 | GND          | I/O87<br>K7  | I/O84<br>K4  | I/O82<br>K2 | W  |
| Y  | I/O171<br>FX3 | I/O174<br>FX6 | GND           | I/O141<br>BX5 | I/O138<br>BX2 | I/O136<br>BX0 | I/O147<br>CX3 | I/O158<br>DX6 | I/O156<br>DX4 | CLK2          | I/O132<br>AX4 | I/O121<br>P1 | I/O125<br>P5 | I/O99<br>M3  | I/O101<br>M5 | I/O106<br>N2 | I/O110<br>N6 | I/O115<br>O3 | I/O118<br>O6 | GND          | TMS          | I/O85<br>K5 | Y  |
| AA | I/O175<br>FX7 | GND           | I/O142<br>BX6 | I/O140<br>BX4 | I/O151<br>CX7 | I/O149<br>CX5 | I/O144<br>CX0 | I/O157<br>DX5 | I/O154<br>DX2 | I/O134<br>AX6 | I/O130<br>AX2 | CLK1         | I/O127<br>P7 | I/O100<br>M4 | I/O103<br>M7 | I/O108<br>N4 | I/O109<br>N5 | I/O113<br>O1 | I/O116<br>O4 | GND          | TCK          | AA          |    |
| AB | GND           | N/C           | I/O139<br>BX3 | I/O137<br>BX1 | I/O148<br>CX4 | I/O146<br>CX2 | I/O159<br>DX7 | I/O155<br>DX3 | I/O135<br>AX7 | I/O133<br>AX5 | I/O129<br>AX1 | I/O120<br>P0 | I/O124<br>P4 | I/O126<br>P6 | I/O97<br>M1  | I/O102<br>M6 | I/O105<br>N1 | I/O107<br>N3 | I/O112<br>O0 | I/O114<br>O2 | I/O117<br>O5 | GND         | AB |

### PIN DESIGNATIONS

CLK = Clock  
 GND = Ground  
 I = Input  
 I/O = Input/Output  
 N/C = No Connect  
 VCC = Supply Voltage  
 TDI = Test Data In  
 TCK = Test Clock  
 TMS = Test Mode Select  
 TDO = Test Data Out



m4a3.512.256\_388bga

---

## Revision History

| Date           | Version | Change Summary  |
|----------------|---------|---|
| -              | K       | Previous Lattice release.                             |
| August 2006    | L       | Updated for lead-free package options.                |
| September 2006 | M       | Revised M4A3-256/160 208-pin PQFP connection diagram. |