



Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Core Processor | PowerPC e300 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 266MHz |
| Co-Processors/DSP | Security; SEC |
| RAM Controllers | DDR |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (2) |
| SATA | - |
| USB | USB 2.0 + PHY (2) |
| Voltage - I/O | 2.5V, 3.3V |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Security Features | Cryptography, Random Number Generator |
| Package / Case | 620-BBGA Exposed Pad |
| Supplier Device Package | 620-HBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8347eczqagdb |

Table 9. RESET Initialization Timing Specifications (continued)

| Parameter/Condition | Min | Max | Unit | Notes |
|---|-----|-----|----------------------------|-------|
| Input hold time for POR configuration signals with respect to negation of $\overline{\text{HRESET}}$ | 0 | — | ns | |
| Time for the MPC8347E to turn off POR configuration signals with respect to the assertion of $\overline{\text{HRESET}}$ | — | 4 | ns | 3 |
| Time for the MPC8347E to turn on POR configuration signals with respect to the negation of $\overline{\text{HRESET}}$ | 1 | — | $t_{\text{PCI_SYNC_IN}}$ | 1, 3 |

Notes:

- $t_{\text{PCI_SYNC_IN}}$ is the clock period of the input clock applied to PCI_SYNC_IN. In PCI host mode, the primary clock is applied to the CLKIN input, and PCI_SYNC_IN period depends on the value of CFG_CLKIN_DIV. See the *MPC8349E PowerQUICC™ II Pro Integrated Host Processor Family Reference Manual*.
- t_{CLKIN} is the clock period of the input clock applied to CLKIN. It is valid only in PCI host mode. See the *MPC8349E PowerQUICC™ II Pro Integrated Host Processor Family Reference Manual*.
- POR configuration signals consist of CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV.

Table 10 lists the PLL and DLL lock times.

Table 10. PLL and DLL Lock Times

| Parameter/Condition | Min | Max | Unit | Notes |
|---------------------|------|---------|----------------|-------|
| PLL lock times | — | 100 | μs | |
| DLL lock times | 7680 | 122,880 | csb_clk cycles | 1, 2 |

Notes:

- DLL lock times are a function of the ratio between the output clock and the coherency system bus clock (csb_clk). A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.
- The csb_clk is determined by the CLKIN and system PLL ratio. See [Section 19, "Clocking."](#)

Table 14. DDR SDRAM Output AC Timing Specifications for Source Synchronous Mode (continued)At recommended operating conditions with GV_{DD} of $2.5\text{ V} \pm 5\%$.

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|-------------------|---------------------|------|-----|------|-------|
| MDQS epilogue end | t_{DDKLME} | -0.9 | 0.3 | ns | 7 |

Notes:

- The symbols used for timing specifications follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, $t_{DDKL DX}$ symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- All MCK/ \overline{MCK} referenced measurements are made from the crossing of the two signals $\pm 0.1\text{ V}$.
- In the source synchronous mode, MCK/ \overline{MCK} can be shifted in 1/4 applied cycle increments through the clock control register. For the skew measurements referenced for t_{AOSKEW} it is assumed that the clock adjustment is set to align the address/command valid with the rising edge of MCK.
- ADDR/CMD includes all DDR SDRAM output signals except MCK/ \overline{MCK} , \overline{MCS} , and MDQ/MECC/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.
- Note that t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the DQSS override bits in the TIMING_CFG_2 register. In source synchronous mode, this will typically be set to the same delay as the clock adjust in the CLK_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the *MPC8349E PowerQUICC™ II Pro Integrated Host Processor Family Reference Manual*, for a description and understanding of the timing modifications enabled by use of these bits.
- Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the MPC8347E.
- All outputs are referenced to the rising edge of MCK(n) at the pins of the MPC8347E. Note that t_{DDKHMP} follows the symbol conventions described in note 1.

Figure 5 shows the DDR SDRAM output timing for address skew with respect to any MCK.


**Figure 5. Timing Diagram for t_{AOSKEW} Measurement**

Figure 6 provides the AC test load for the DDR bus.

8 Ethernet: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speeds (10/100/1000 Mbps) and MII management.

8.1 Three-Speed Ethernet Controller (TSEC)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to the gigabit media independent interface (GMII), the media independent interface (MII), ten-bit interface (TBI), reduced gigabit media independent interface (RGMII), and reduced ten-bit interface (RTBI) signals except management data input/output (MDIO) and management data clock (MDC). The MII, GMII, and TBI interfaces are defined for 3.3 V, and the RGMII and RTBI interfaces are defined for 2.5 V. The RGMII and RTBI interfaces follow the Hewlett-Packard *Reduced Pin-Count Interface for Gigabit Ethernet Physical Layer Device Specification*, Version 1.2a (9/22/2000). The electrical characteristics for MDIO and MDC are specified in [Section 8.3](#), “Ethernet Management Interface Electrical Characteristics.”

8.1.1 TSEC DC Electrical Characteristics

GMII, MII, TBI, RGMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in [Table 19](#) and [Table 20](#). The RGMII and RTBI signals in [Table 20](#) are based on a 2.5-V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

Table 19. GMII/TBI and MII DC Electrical Characteristics

| Parameter | Symbol | Conditions | | Min | Max | Unit |
|----------------------|-------------|----------------------------|------------------------|------|-----------------|---------------|
| Supply voltage 3.3 V | LV_{DD}^2 | — | | 2.97 | 3.63 | V |
| Output high voltage | V_{OH} | $I_{OH} = -4.0 \text{ mA}$ | $LV_{DD} = \text{Min}$ | 2.40 | $LV_{DD} + 0.3$ | V |
| Output low voltage | V_{OL} | $I_{OL} = 4.0 \text{ mA}$ | $LV_{DD} = \text{Min}$ | GND | 0.50 | V |
| Input high voltage | V_{IH} | — | — | 2.0 | $LV_{DD} + 0.3$ | V |
| Input low voltage | V_{IL} | — | — | -0.3 | 0.90 | V |
| Input high current | I_{IH} | $V_{IN}^1 = LV_{DD}$ | | — | 40 | μA |
| Input low current | I_{IL} | $V_{IN}^1 = \text{GND}$ | | -600 | — | μA |

Notes:

1. The symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in [Table 1](#) and [Table 2](#).
2. GMII/MII pins not needed for RGMII or RTBI operation are powered by the OV_{DD} supply.

8.3.2 MII Management AC Electrical Specifications

Table 30 provides the MII management AC timing specifications.

Table 30. MII Management AC Timing Specifications

At recommended operating conditions with V_{DD} is 3.3 V \pm 10% or 2.5 V \pm 5%.

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit | Notes |
|----------------------------|---------------------|-----|-----|-----|------|-------|
| MDC frequency | f_{MDC} | — | 2.5 | — | MHz | 2 |
| MDC period | t_{MDC} | — | 400 | — | ns | |
| MDC clock pulse width high | t_{MDCH} | 32 | — | — | ns | |
| MDC to MDIO delay | t_{MDKHDX} | 10 | — | 170 | ns | 3 |
| MDIO to MDC setup time | t_{MDDVKH} | 5 | — | — | ns | |
| MDIO to MDC hold time | t_{MDDXKH} | 0 | — | — | ns | |
| MDC rise time | t_{MDCR} | — | — | 10 | ns | |
| MDC fall time | t_{MDHF} | — | — | 10 | ns | |

Notes:

1. The symbols for timing specifications follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. This parameter is dependent on the csb_clk speed (that is, for a csb_clk of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a csb_clk of 375 MHz, the maximum frequency is 11.7 MHz and the minimum frequency is 1.7 MHz).
3. This parameter is dependent on the csb_clk speed (that is, for a csb_clk of 267 MHz, the delay is 70 ns and for a csb_clk of 333 MHz, the delay is 58 ns).

Figure 16 shows the MII management AC timing diagram.




Figure 16. MII Management Interface Timing Diagram

10 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8347E.

10.1 Local Bus DC Electrical Characteristics

Table 33 provides the DC electrical characteristics for the local bus interface.

Table 33. Local Bus DC Electrical Characteristics

| Parameter | Symbol | Min | Max | Unit |
|--|----------|-----------------|-----------------|---------|
| High-level input voltage | V_{IH} | 2 | $OV_{DD} + 0.3$ | V |
| Low-level input voltage | V_{IL} | -0.3 | 0.8 | V |
| Input current | I_{IN} | — | ± 5 | μA |
| High-level output voltage, $I_{OH} = -100 \mu A$ | V_{OH} | $OV_{DD} - 0.2$ | — | V |
| Low-level output voltage, $I_{OL} = 100 \mu A$ | V_{OL} | — | 0.2 | V |

10.2 Local Bus AC Electrical Specification

Table 34 and Table 35 describe the general timing parameters of the local bus interface of the MPC8347E.

Table 34. Local Bus General Timing Parameters—DLL On

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|---|---------------------|-----|-----|------|-------|
| Local bus cycle time | t_{LBK} | 7.5 | — | ns | 2 |
| Input setup to local bus clock (except LUPWAIT) | $t_{LBIVKH1}$ | 1.5 | — | ns | 3, 4 |
| LUPWAIT input setup to local bus clock | $t_{LBIVKH2}$ | 2.2 | — | ns | 3, 4 |
| Input hold from local bus clock (except LUPWAIT) | $t_{LBIXKH1}$ | 1.0 | — | ns | 3, 4 |
| LUPWAIT Input hold from local bus clock | $t_{LBIXKH2}$ | 1.0 | — | ns | 3, 4 |
| LALE output fall to LAD output transition (LATCH hold time) | $t_{LBOTOT1}$ | 1.5 | — | ns | 5 |
| LALE output fall to LAD output transition (LATCH hold time) | $t_{LBOTOT2}$ | 3 | — | ns | 6 |
| LALE output fall to LAD output transition (LATCH hold time) | $t_{LBOTOT3}$ | 2.5 | — | ns | 7 |
| Local bus clock to LALE rise | t_{LBKHLR} | — | 4.5 | ns | |
| Local bus clock to output valid (except LAD/LDP and LALE) | $t_{LBKHOV1}$ | — | 4.5 | ns | |
| Local bus clock to data valid for LAD/LDP | $t_{LBKHOV2}$ | — | 4.5 | ns | 3 |
| Local bus clock to address valid for LAD | $t_{LBKHOV3}$ | — | 4.5 | ns | 3 |
| Output hold from local bus clock (except LAD/LDP and LALE) | $t_{LBKHOX1}$ | 1 | — | ns | 3 |

Table 34. Local Bus General Timing Parameters—DLL On (continued)

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|--|----------------------|-----|-----|------|-------|
| Output hold from local bus clock for LAD/LDP | t _{LBKHOX2} | 1 | — | ns | 3 |
| Local bus clock to output high impedance for LAD/LDP | t _{LBKHOZ} | — | 3.8 | ns | 8 |

Notes:

1. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one (1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to the rising edge of LSYNC_IN.
3. All signals are measured from OV_{DD}/2 of the rising edge of LSYNC_IN to 0.4 × OV_{DD} of the signal in question for 3.3 V signaling levels.
4. Input timings are measured at the pin.
5. t_{LBOTOT1} should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
6. t_{LBOTOT2} should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
7. t_{LBOTOT3} should be used when RCWH[LALE] is set and when the load on the LALE output pin equals the load on the LAD output pins.
8. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

Table 35. Local Bus General Timing Parameters—DLL Bypass⁹

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|---|----------------------|-----|-----|------|-------|
| Local bus cycle time | t _{LBK} | 15 | — | ns | 2 |
| Input setup to local bus clock | t _{LBIVKH} | 7 | — | ns | 3, 4 |
| Input hold from local bus clock | t _{LBIXKH} | 1.0 | — | ns | 3, 4 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT1} | 1.5 | — | ns | 5 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT2} | 3 | — | ns | 6 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT3} | 2.5 | — | ns | 7 |

Table 35. Local Bus General Timing Parameters—DLL Bypass⁹ (continued)

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|--|---------------------|-----|-----|------|-------|
| Local bus clock to output valid | t_{LBKLOV} | — | 3 | ns | 3 |
| Local bus clock to output high impedance for LAD/LDP | t_{LBKHOZ} | — | 4 | ns | 8 |

Notes:

1. The symbols for timing specifications follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, $t_{LBIXKH1}$ symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one (1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to the falling edge of LCLK0 (for all outputs and for $\overline{LGT\bar{A}}$ and LUPWAIT inputs) or the rising edge of LCLK0 (for all other inputs).
3. All signals are measured from $OV_{DD}/2$ of the rising/falling edge of LCLK0 to $0.4 \times OV_{DD}$ of the signal in question for 3.3 V signaling levels.
4. Input timings are measured at the pin.
5. $t_{LBOTOT1}$ should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
6. $t_{LBOTOT2}$ should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
7. $t_{LBOTOT3}$ should be used when RCWH[LALE] is set and when the load on the LALE output pin equals to the load on the LAD output pins.
8. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
9. DLL bypass mode is not recommended for use at frequencies above 66 MHz.

Figure 19 provides the AC test load for the local bus.


**Figure 19. Local Bus C Test Load**

Figure 20 through Figure 25 show the local bus signals.




Figure 20. Local Bus Signals, Nonspecial Signals Only (DLL Enabled)




Figure 21. Local Bus Signals, Nonspecial Signals Only (DLL Bypass Mode)

Figure 28 provides the $\overline{\text{TRST}}$ timing diagram.




Figure 28. $\overline{\text{TRST}}$ Timing Diagram

Figure 29 provides the boundary-scan timing diagram.




Figure 29. Boundary-Scan Timing Diagram

Figure 30 provides the test access port timing diagram.




Figure 30. Test Access Port Timing Diagram

Table 41. PCI AC Timing Specifications at 66 MHz¹ (continued)

| Parameter | Symbol ² | Min | Max | Unit | Notes |
|-----------------------|---------------------|-----|-----|------|-------|
| Input hold from clock | t_{PCIXKH} | 0 | — | ns | 3, 5 |

Notes:

1. PCI timing depends on M66EN and the ratio between PCI1/PCI2. Refer to the PCI chapter of the reference manual for a description of M66EN.
2. The symbols for timing specifications follow the pattern of $t_{\text{(first two letters of functional block)(signal)(state)(reference)(state)}}$ for inputs and $t_{\text{(first two letters of functional block)(reference)(state)(signal)(state)}}$ for outputs. For example, t_{PCIVKH} symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI_SYNC_IN clock, t_{SYS} , reference (K) going to the high (H) state or setup time. Also, t_{PCRHFV} symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
3. See the timing measurement conditions in the *PCI 2.2 Local Bus Specifications*.
4. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
5. Input timings are measured at the pin.

Table 42 provides the PCI AC timing specifications at 33 MHz.

Table 42. PCI AC Timing Specifications at 33 MHz

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|--------------------------------|---------------------|-----|-----|------|-------|
| Clock to output valid | t_{PCKHOV} | — | 11 | ns | 2 |
| Output hold from clock | t_{PCKHOX} | 2 | — | ns | 2 |
| Clock to output high impedance | t_{PCKHOZ} | — | 14 | ns | 2, 3 |
| Input setup to clock | t_{PCIVKH} | 3.0 | — | ns | 2, 4 |
| Input hold from clock | t_{PCIXKH} | 0 | — | ns | 2, 4 |

Notes:

1. The symbols for timing specifications follow the pattern of $t_{\text{(first two letters of functional block)(signal)(state)(reference)(state)}}$ for inputs and $t_{\text{(first two letters of functional block)(reference)(state)(signal)(state)}}$ for outputs. For example, t_{PCIVKH} symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI_SYNC_IN clock, t_{SYS} , reference (K) going to the high (H) state or setup time. Also, t_{PCRHFV} symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
2. See the timing measurement conditions in the *PCI 2.2 Local Bus Specifications*.
3. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
4. Input timings are measured at the pin.

Figure 33 provides the AC test load for PCI.


**Figure 33. PCI AC Test Load**

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---|--------------------|----------|-------------------|-------|
| Gigabit Reference Clock | | | | |
| EC_GTX_CLK125 | C8 | I | LV _{DD1} | |
| Three-Speed Ethernet Controller (Gigabit Ethernet 1) | | | | |
| TSEC1_COL/GPIO2[20] | A17 | I/O | OV _{DD} | |
| TSEC1_CRS/GPIO2[21] | F12 | I/O | LV _{DD1} | |
| TSEC1_GTX_CLK | D10 | O | LV _{DD1} | 3 |
| TSEC1_RX_CLK | A11 | I | LV _{DD1} | |
| TSEC1_RX_DV | B11 | I | LV _{DD1} | |
| TSEC1_RX_ER/GPIO2[26] | B17 | I/O | OV _{DD} | |
| TSEC1_RXD[7:4]/GPIO2[22:25] | B16, D16, E16, F16 | I/O | OV _{DD} | |
| TSEC1_RXD[3:0] | E10, A8, F10, B8 | I | LV _{DD1} | |
| TSEC1_TX_CLK | D17 | I | OV _{DD} | |
| TSEC1_TXD[7:4]/GPIO2[27:30] | A15, B15, A14, B14 | I/O | OV _{DD} | |
| TSEC1_TXD[3:0] | A10, E11, B10, A9 | O | LV _{DD1} | 11 |
| TSEC1_TX_EN | B9 | O | LV _{DD1} | |
| TSEC1_TX_ER/GPIO2[31] | A16 | I/O | OV _{DD} | |
| Three-Speed Ethernet Controller (Gigabit Ethernet 2) | | | | |
| TSEC2_COL/GPIO1[21] | C14 | I/O | OV _{DD} | |
| TSEC2_CRS/GPIO1[22] | D6 | I/O | LV _{DD2} | |
| TSEC2_GTX_CLK | A4 | O | LV _{DD2} | |
| TSEC2_RX_CLK | B4 | I | LV _{DD2} | |
| TSEC2_RX_DV/GPIO1[23] | E6 | I/O | LV _{DD2} | |
| TSEC2_RXD[7:4]/GPIO1[26:29] | A13, B13, C13, A12 | I/O | OV _{DD} | |
| TSEC2_RXD[3:0]/GPIO1[13:16] | D7, A6, E8, B7 | I/O | LV _{DD2} | |
| TSEC2_RX_ER/GPIO1[25] | D14 | I/O | OV _{DD} | |
| TSEC2_TXD[7]/GPIO1[31] | B12 | I/O | OV _{DD} | |
| TSEC2_TXD[6]/DR_XCVR_TERM_SEL | C12 | O | OV _{DD} | |
| TSEC2_TXD[5]/DR_UTMI_OPMODE1 | D12 | O | OV _{DD} | |
| TSEC2_TXD[4]/DR_UTMI_OPMODE0 | E12 | O | OV _{DD} | |
| TSEC2_TXD[3:0]/GPIO1[17:20] | B5, A5, F8, B6 | I/O | LV _{DD2} | |
| TSEC2_TX_ER/GPIO1[24] | F14 | I/O | OV _{DD} | |
| TSEC2_TX_EN/GPIO1[12] | C5 | I/O | LV _{DD2} | 3 |
| TSEC2_TX_CLK/GPIO1[30] | E14 | I/O | OV _{DD} | |

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---------------------------------|--|--|--------------------------|-------|
| System Control | | | | |
| $\overline{\text{PORESET}}$ | C18 | I | OV_{DD} | |
| $\overline{\text{HRESET}}$ | B18 | I/O | OV_{DD} | 1 |
| $\overline{\text{SRESET}}$ | D18 | I/O | OV_{DD} | 2 |
| Thermal Management | | | | |
| THERM0 | K32 | I | — | 9 |
| Power and Ground Signals | | | | |
| $\text{AV}_{\text{DD}1}$ | L31 | Power for e300 PLL (1.2 V) | $\text{AV}_{\text{DD}1}$ | |
| $\text{AV}_{\text{DD}2}$ | AP12 | Power for system PLL (1.2 V) | $\text{AV}_{\text{DD}2}$ | |
| $\text{AV}_{\text{DD}3}$ | AE1 | Power for DDR DLL (1.2 V) | $\text{AV}_{\text{DD}3}$ | |
| $\text{AV}_{\text{DD}4}$ | AJ13 | Power for LBIU DLL (1.2 V) | $\text{AV}_{\text{DD}4}$ | |
| GND | A1, A34, C1, C7, C10, C11, C15, C23, C25, C28, D1, D8, D20, D30, E7, E13, E15, E17, E18, E21, E23, E25, E32, F6, F19, F27, F30, F34, G31, H5, J4, J34, K30, L5, M2, M5, M30, M33, N3, N5, P30, R5, R32, T5, T30, U6, U29, U33, V2, V5, V30, W6, W30, Y30, AA2, AA30, AB2, AB6, AB30, AC3, AC6, AD31, AE5, AF2, AF5, AF31, AG30, AG31, AH4, AJ3, AJ19, AJ22, AK7, AK13, AK14, AK16, AK18, AK20, AK25, AK28, AL3, AL5, AL10, AL12, AL22, AL27, AM1, AM6, AM7, AN12, AN17, AN34, AP1, AP8, AP34 | — | — | |
| GV_{DD} | A2, E2, G5, G6, J5, K4, K5, L4, N4, P5, R6, T6, U5, V1, W5, Y5, AA4, AB3, AC4, AD5, AF3, AG5, AH2, AH5, AH6, AJ6, AK6, AK8, AK9, AL6 | Power for DDR DRAM I/O voltage (2.5 V) | GV_{DD} | |
| $\text{LV}_{\text{DD}1}$ | C9, D11 | Power for three-speed Ethernet #1 and for Ethernet management interface I/O (2.5 V, 3.3 V) | $\text{LV}_{\text{DD}1}$ | |

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---|------------------------|----------|-------------------|-------|
| TSEC1_TXD[7:4]/GPIO2[27:30] | N28, P25, P26, P27 | I/O | OV _{DD} | |
| TSEC1_TXD[3:0] | V28, V27, V26, W28 | O | LV _{DD1} | 10 |
| TSEC1_TX_EN | W27 | O | LV _{DD1} | |
| TSEC1_TX_ER/GPIO2[31] | N24 | I/O | OV _{DD} | |
| Three-Speed Ethernet Controller (Gigabit Ethernet 2) | | | | |
| TSEC2_COL/GPIO1[21] | P28 | I/O | OV _{DD} | |
| TSEC2_CRS/GPIO1[22] | AC28 | I/O | LV _{DD2} | |
| TSEC2_GTX_CLK | AC27 | O | LV _{DD2} | |
| TSEC2_RX_CLK | AB25 | I | LV _{DD2} | |
| TSEC2_RX_DV/GPIO1[23] | AC26 | I/O | LV _{DD2} | |
| TSEC2_RXD[7:4]/GPIO1[26:29] | R28, T24, T25, T26 | I/O | OV _{DD} | |
| TSEC2_RXD[3:0]/GPIO1[13:16] | AA25, AA26, AA27, AA28 | I/O | LV _{DD2} | |
| TSEC2_RX_ER/GPIO1[25] | R25 | I/O | OV _{DD} | |
| TSEC2_TXD[7]/GPIO1[31] | T27 | I/O | OV _{DD} | |
| TSEC2_TXD[6]/DR_XCVR_TERM_SEL | T28 | O | OV _{DD} | |
| TSEC2_TXD[5]/DR_UTMI_OPMODE1 | U28 | O | OV _{DD} | |
| TSEC2_TXD[4]/DR_UTMI_OPMODE0 | U27 | O | OV _{DD} | |
| TSEC2_TXD[3:0]/GPIO1[17:20] | AB26, AB27, AA24, AB28 | I/O | LV _{DD2} | |
| TSEC2_TX_ER/GPIO1[24] | R27 | I/O | OV _{DD} | |
| TSEC2_TX_EN/GPIO1[12] | AD28 | I/O | LV _{DD2} | 3 |
| TSEC2_TX_CLK/GPIO1[30] | R26 | I/O | OV _{DD} | |
| UART | | | | |
| UART_SOUT[1:2]/MSRCID[0:1]/LSRCID[0:1] | B4, A4 | O | OV _{DD} | |
| UART_SIN[1:2]/MSRCID[2:3]/LSRCID[2:3] | D5, C5 | I/O | OV _{DD} | |
| UART_CTS[1]/MSRCID4/LSRCID4 | B5 | I/O | OV _{DD} | |
| UART_CTS[2]/MDVAL/LDVAL | A5 | I/O | OV _{DD} | |
| UART_RTS[1:2] | D6, C6 | O | OV _{DD} | |
| I²C interface | | | | |
| IIC1_SDA | E5 | I/O | OV _{DD} | 2 |
| IIC1_SCL | A6 | I/O | OV _{DD} | 2 |
| IIC2_SDA | B6 | I/O | OV _{DD} | 2 |
| IIC2_SCL | E7 | I/O | OV _{DD} | 2 |
| SPI | | | | |
| SPIMOSI | D7 | I/O | OV _{DD} | |

The diagram illustrates the clocking architecture of the MPC8347E. It shows the internal components and the flow of clock signals from external inputs to various system components and outputs.

Internal Components:

- e300 Core:** Contains the **Core PLL**, which outputs **core_clk**.
- System PLL:** Receives **CLKIN** and provides a reference clock to the **Clock Unit**.
- Clock Unit:** Receives **CLKIN** and **CFG_CLKIN_DIV**. It distributes clocks to:
 - Core PLL:** Receives **csb_clk**.
 - DDR Memory Controller:** Receives **ddr_clk** and **lbiu_clk**.
 - Local Bus Memory Controller:** Receives **lbiu_clk**.
 - Rest of the Device:** Receives **csb_clk to Rest of the Device**.
- DDR Clock Div /2:** Receives **ddr_clk** and outputs **MCK[0:5]** and **MCK[0:5]** (with a 6/6 ratio).
- LBIU DLL:** Receives **lbiu_clk** and outputs **LCLK[0:2]** and **LSINC_OUT**. It also receives **LSINC_IN**.
- PCI Clock Divider:** Receives **CLKIN** and outputs **PCI_SYNC_OUT** and **PCI_CLK_OUT[0:4]** (with a 5/5 ratio).

External Inputs and Outputs:

- CFG_CLKIN_DIV:** Input to the Clock Unit.
- CLKIN:** Input to the System PLL and the PCI Clock Divider.
- MCK[0:5]:** Output to the DDR Memory Device.
- LCLK[0:2]:** Output to the Local Bus Memory Device.
- LSINC_OUT:** Output to the Local Bus Memory Device.
- LSINC_IN:** Input to the LBIU DLL.
- PCI_SYNC_OUT:** Output from the PCI Clock Divider.
- PCI_CLK_OUT[0:4]:** Output from the PCI Clock Divider.

The primary clock source can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. When the MPC8347E is configured as a PCI host device, CLKIN is its primary input clock. CLKIN feeds the PCI clock divider ($\div 2$) and the multiplexors for PCI_SYNC_OUT and PCI_CLK_OUT. The CFG_CLKIN_DIV configuration input selects whether CLKIN or CLKIN/2 is driven out on the PCI_SYNC_OUT signal. The OCCR[PCICD n] parameters select whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUT n signals.

MPC8347E PowerQUICC™ II Pro Integrated Host Processor Hardware Specifications, Rev. 11

Table 58. CSB Frequency Options for Agent Mode

| CFG_CLKIN_DIV at Reset ¹ | SPMF | csb_clk : Input Clock Ratio ² | Input Clock Frequency (MHz) ² | | | | | |
|--|------|--|--|-----|-------|-------|-----|-----|
| | | | 16.67 | 25 | 33.33 | 66.67 | | |
| | | | csb_clk Frequency (MHz) | | | | | |
| Low | 0010 | 2 : 1 | | | | 133 | | |
| Low | 0011 | 3 : 1 | | | | 100 | 200 | |
| Low | 0100 | 4 : 1 | | | | 100 | 133 | 266 |
| Low | 0101 | 5 : 1 | | | | 125 | 166 | 333 |
| Low | 0110 | 6 : 1 | 100 | 150 | 200 | | | |
| Low | 0111 | 7 : 1 | 116 | 175 | 233 | | | |
| Low | 1000 | 8 : 1 | 133 | 200 | 266 | | | |
| Low | 1001 | 9 : 1 | 150 | 225 | 300 | | | |
| Low | 1010 | 10 : 1 | 166 | 250 | 333 | | | |
| Low | 1011 | 11 : 1 | 183 | 275 | | | | |
| Low | 1100 | 12 : 1 | 200 | 300 | | | | |
| Low | 1101 | 13 : 1 | 216 | 325 | | | | |
| Low | 1110 | 14 : 1 | 233 | | | | | |
| Low | 1111 | 15 : 1 | 250 | | | | | |
| Low | 0000 | 16 : 1 | 266 | | | | | |
| High | 0010 | 4 : 1 | | 100 | 133 | 266 | | |
| High | 0011 | 6 : 1 | 100 | 150 | 200 | | | |
| High | 0100 | 8 : 1 | 133 | 200 | 266 | | | |
| High | 0101 | 10 : 1 | 166 | 250 | 333 | | | |
| High | 0110 | 12 : 1 | 200 | 300 | | | | |
| High | 0111 | 14 : 1 | 233 | | | | | |
| High | 1000 | 16 : 1 | 266 | | | | | |

¹ CFG_CLKIN_DIV doubles csb_clk if set high.

² CLKIN is the input clock in host mode; PCI_CLK is the input clock in agent mode.

DDR2 memory may be used at 133 MHz provided that the memory components are specified for operation at this frequency.

19.2 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb_clk*) and the e300 core clock (*core_clk*). Table 59 shows the encodings for RCWL[COREPLL]. COREPLL values that are not listed in Table 59 should be considered as reserved.

NOTE

Core VCO frequency = core frequency × VCO divider

VCO divider must be set properly so that the core VCO frequency is in the range of 800–1800 MHz.

Table 59. e300 Core PLL Configuration

| RCWL[COREPLL] | | | <i>core_clk</i> : <i>csb_clk</i> Ratio | VCO Divider ¹ |
|---------------|------|---|--|--|
| 0–1 | 2–5 | 6 | | |
| nn | 0000 | n | PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly) | PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly) |
| 00 | 0001 | 0 | 1:1 | 2 |
| 01 | 0001 | 0 | 1:1 | 4 |
| 10 | 0001 | 0 | 1:1 | 8 |
| 11 | 0001 | 0 | 1:1 | 8 |
| 00 | 0001 | 1 | 1.5:1 | 2 |
| 01 | 0001 | 1 | 1.5:1 | 4 |
| 10 | 0001 | 1 | 1.5:1 | 8 |
| 11 | 0001 | 1 | 1.5:1 | 8 |
| 00 | 0010 | 0 | 2:1 | 2 |
| 01 | 0010 | 0 | 2:1 | 4 |
| 10 | 0010 | 0 | 2:1 | 8 |
| 11 | 0010 | 0 | 2:1 | 8 |
| 00 | 0010 | 1 | 2.5:1 | 2 |
| 01 | 0010 | 1 | 2.5:1 | 4 |
| 10 | 0010 | 1 | 2.5:1 | 8 |
| 11 | 0010 | 1 | 2.5:1 | 8 |
| 00 | 0011 | 0 | 3:1 | 2 |
| 01 | 0011 | 0 | 3:1 | 4 |
| 10 | 0011 | 0 | 3:1 | 8 |
| 11 | 0011 | 0 | 3:1 | 8 |

¹ Core VCO frequency = core frequency × VCO divider. The VCO divider must be set properly so that the core VCO frequency is in the range of 800–1800 MHz.

19.3 Suggested PLL Configurations

Table 60 shows suggested PLL configurations for 33 and 66 MHz input clocks.

Table 62. Package Thermal Characteristics for PBGA (continued)

| Characteristic | Symbol | Value | Unit | Notes |
|---|-----------------|-------|------|-------|
| Junction-to-case thermal | $R_{\theta JC}$ | 5 | °C/W | 5 |
| Junction-to-package natural convection on top | Ψ_{JT} | 5 | °C/W | 6 |

Notes

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal.
4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

20.2 Thermal Management Information

For the following sections, $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$ where $P_{I/O}$ is the power dissipation of the I/O drivers. See [Table 5](#) for I/O power dissipation values.

20.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_J , can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

T_J = junction temperature (°C)

T_A = ambient temperature for the package (°C)

$R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

P_D = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry-standard value that provides a quick and easy estimation of thermal performance. Generally, the value obtained on a single-layer board is appropriate for a tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity $T_J - T_A$) are possible.

20.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction-to-ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. In addition, the ambient temperature varies widely within the application. For

| | |
|---|--------------|
| Tyco Electronics Chip Coolers™ P.O. Box 3668 Harrisburg, PA 17105-3668 Internet: www.chipcoolers.com | 800-522-2800 |
| Wakefield Engineering 33 Bridge St. Pelham, NH 03076 Internet: www.wakefield.com | 603-635-5102 |

Interface material vendors include the following:

| | |
|---|--------------|
| Chomerics, Inc. 77 Dragon Ct. Woburn, MA 01801 Internet: www.chomerics.com | 781-935-4850 |
| Dow-Corning Corporation Dow-Corning Electronic Materials P.O. Box 994 Midland, MI 48686-0997 Internet: www.dowcorning.com | 800-248-2481 |
| Shin-Etsu MicroSi, Inc. 10028 S. 51st St. Phoenix, AZ 85044 Internet: www.microsi.com | 888-642-7674 |
| The Bergquist Company 18930 West 78th St. Chanhassen, MN 55317 Internet: www.bergquistcompany.com | 800-347-4572 |

20.3 Heat Sink Attachment

When heat sinks are attached, an interface material is required, preferably thermal grease and a spring clip. The spring clip should connect to the printed-circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces that can lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. The recommended maximum force on the top of the package is 10 lb force (4.5 kg force). Any adhesive attachment should attach to painted or plastic surfaces, and its performance should be verified under the application requirements.

20.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When a heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally

required in the heat sink. Minimize the size of the clearance to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \times P_D)$$

where:

T_J = junction temperature (°C)

T_C = case temperature of the package (°C)

$R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

P_D = power dissipation (W)

22 Document Revision History

Table 66 provides a revision history of this document.

Table 66. Document Revision History

| Revision | Date | Substantive Change(s) |
|----------|--------|--|
| 11 | 2/2009 | <p>In Section 21.1, "System Clocking," removed "(AVDD1)" and "(AVDD2)" from bulleted list.</p> <p>In Section 21.2, "PLL Power Supply Filtering," in the second paragraph, changed "provide five independent filter circuits," and "the five AVDD pins" to provide four independent filter circuits," and "the four AVDD pins."</p> <p>In Table 35, removed row for rise time (t_{r2CR}). Removed minimum value of t_{r2CF}. Added note 5 stating that the device does not follow the I2C-BUS Specifications version 2.1 regarding the t_{r2CF} AC parameter.</p> <p>In Table 54, corrected the max csb_clk to 266 MHz.</p> <p>In Table 60, added PLL configurations 903, 923, A03, A23, and 503 for 533 MHz</p> <p>In Table 35, corrected t_{LBKHOV} parametr to t_{LBKLOV} (output data is driven on falling edge of clock in DLL bypass mode). Similarly, made the same correction to Figure 21, Figure 23, and Figure 24 for output signals.</p> <p>Added Figure 1 and Figure 4.</p> <p>In Table 9.2, clarified that AC table is for ULPI only.</p> <p>Added footnote 4 to Table 67.</p> <p>In Table 67, updated note 1 to say the following: "For temperature range = C, processor frequency is up to 667(TBGA) with a platform frequency of 333 and limited to 400 (PBGA) with a platform frequency of 266."</p> <p>Added footnote 10 and 11 to Table 51 and Table 52.</p> <p>In Table 51, Table 52, updated note 11 to say the following: "SEC1_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net."</p> <p>Added footnote 6 to Table 7.</p> <p>In Table 7, updated the note 6 to say the following: "The Spread spectrum clocking. Is allowed with 1% input frequency down-spread at maximum 50KHz modulation rate regardless of input frequency."</p> <p>In 8.1.1, removed the note "The potential applied to the input of a GMII, MII, TBI, RGMII, or RTBI receiver may exceed the potential of the receiver power supply (that is, a RGMII driver powered from a 3.6 V supply driving VOH into a RGMII receiver powered from a 2.5-V supply). Tolerance for dissimilar RGMII driver and receiver supply potentials is implicit in these specifications."</p> |
| 10 | 4/2007 | <p>In Table 3, "Output Drive Capability," changed the values in the Output Impedance column and added USB to the seventh row.</p> <p>In Table 54, "Operating Frequencies for TBGA," added column for 400 MHz.</p> <p>In Section 21.7, "Pull-Up Resistor Requirements," deleted last two paragraphs and after first paragraph, added a new paragraph.</p> <p>Deleted Section 21.8, "JTAG Configuration Signals," and Figure 43, "JTAG Interface Connection."</p> |
| 9 | 3/2007 | <p>In Table 54, "Operating Frequencies for TBGA," in the 'Coherent system bus frequency (csb_clk)' row, changed the value in the 533 MHz column to 100–333.</p> <p>In Table 60, "Suggested PLL Configurations," under the subhead, '33 MHz CLKIN/PCI_CLK Options,' added row A03 between Ref. No. 724 and 804. Under the subhead '66 MHz CLKIN/PCI_CLK Options,' added row 503 between Ref. No. 305 and 404. For Ref. No. 306, changed the CORE PLL value to 0000110.</p> <p>In Section 23, "Ordering Information," replaced first paragraph and added a note.</p> <p>In Section 23.1, "Part Numbers Fully Addressed by This Document," replaced first paragraph.</p> |