E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Obsolete |
|---------------------------------|--|
| Core Processor | PowerPC e300 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 400MHz |
| Co-Processors/DSP | - |
| RAM Controllers | DDR |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (2) |
| SATA | - |
| USB | USB 2.0 + PHY (2) |
| Voltage - I/O | 2.5V, 3.3V |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 620-BBGA Exposed Pad |
| Supplier Device Package | 620-HBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8347czqagdb |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8347E. The MPC8347E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.

2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

| | | uni Kating. | 3 | | |
|---|--|---------------------|----------------------------------|------|-------|
| | Characteristic | Symbol | Max Value | Unit | Notes |
| Core supply voltage | | V _{DD} | -0.3 to 1.32 | V | |
| PLL supply voltage | | AV _{DD} | -0.3 to 1.32 | V | |
| DDR DRAM I/O voltag | e | ${\sf GV}_{\sf DD}$ | -0.3 to 3.63 | V | |
| Three-speed Ethernet | I/O, MII management voltage | LV _{DD} | -0.3 to 3.63 | V | |
| PCI, local bus, DUART and JTAG I/O voltage | , system control and power management, I^2C , | OV _{DD} | -0.3 to 3.63 | V | |
| Input voltage | DDR DRAM signals | MV _{IN} | –0.3 to (GV _{DD} + 0.3) | V | 2, 5 |
| | DDR DRAM reference | MV _{REF} | –0.3 to (GV _{DD} + 0.3) | V | 2, 5 |
| | Three-speed Ethernet signals | LV _{IN} | -0.3 to (LV _{DD} + 0.3) | V | 4, 5 |
| | Local bus, DUART, CLKIN, system control and power management, I ² C, and JTAG signals | OV _{IN} | –0.3 to (OV _{DD} + 0.3) | V | 3, 5 |
| | PCI | OV _{IN} | -0.3 to (OV _{DD} + 0.3) | V | 6 |
| Storage temperature ra | ange | T _{STG} | –55 to 150 | °C | |

Table 1. Absolute Maximum Ratings¹

Notes:

- ¹ Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- ² Caution: MV_{IN} must not exceed GV_{DD} by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- ³ Caution: OV_{IN} must not exceed OV_{DD} by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- ⁴ Caution: LV_{IN} must not exceed LV_{DD} by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- ⁵ (M,L,O)V_{IN} and MV_{REF} may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- ⁶ OV_{IN} on the PCI interface can overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 3.

Clock Input Timing

4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8347E.

4.1 DC Electrical Characteristics

Table 7 provides the clock input (CLKIN/PCI_SYNC_IN) DC timing specifications for the MPC8347E.

| Parameter | Condition | Symbol | Min | Мах | Unit |
|---------------------------|--|-----------------|------|------------------------|------|
| Input high voltage | _ | V _{IH} | 2.7 | OV _{DD} + 0.3 | V |
| Input low voltage | _ | V _{IL} | -0.3 | 0.4 | V |
| CLKIN input current | $0 V \le V_{IN} \le OV_{DD}$ | I _{IN} | — | ±10 | μΑ |
| PCI_SYNC_IN input current | $\begin{array}{c} 0 \ V \leq V_{IN} \leq 0.5 \ V \ or \\ OV_{DD} - 0.5 \ V \leq V_{IN} \leq OV_{DD} \end{array}$ | I _{IN} | — | ±10 | μΑ |
| PCI_SYNC_IN input current | $0.5 \text{ V} \leq \!$ | I _{IN} | — | ±50 | μA |

 Table 6. CLKIN DC Timing Specifications

4.2 AC Electrical Characteristics

The primary clock source for the MPC8347E can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Table 7 provides the clock input (CLKIN/PCI_CLK) AC timing specifications for the MPC8347E.

Table 7. CLKIN AC Timing Specifications

| Parameter/Condition | Symbol | Min | Typical | Max | Unit | Notes |
|----------------------------------|--------------------------------------|-----|---------|------|------|-------|
| CLKIN/PCI_CLK frequency | f CLKIN | _ | — | 66 | MHz | 1, 6 |
| CLKIN/PCI_CLK cycle time | t _{CLKIN} | 15 | — | _ | ns | _ |
| CLKIN/PCI_CLK rise and fall time | t _{KH} , t _{KL} | 0.6 | 1.0 | 2.3 | ns | 2 |
| CLKIN/PCI_CLK duty cycle | t _{KHK} /t _{CLKIN} | 40 | — | 60 | % | 3 |
| CLKIN/PCI_CLK jitter | _ | | — | ±150 | ps | 4, 5 |

Notes:

1. **Caution:** The system, core, USB, security, and TSEC must not exceed their respective maximum or minimum operating frequencies.

2. Rise and fall times for CLKIN/PCI_CLK are measured at 0.4 and 2.7 V.

3. Timing is guaranteed by design and characterization.

4. This represents the total input jitter—short term and long term—and is guaranteed by design.

5. The CLKIN/PCI_CLK driver's closed loop jitter bandwidth should be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.

6. The Spread spectrum clocking. Is allowed with 1% input frequency down-spread at maximum 50KHz modulation rate regardless of input frequency.

5 **RESET Initialization**

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the MPC8347E.

5.1 **RESET DC Electrical Characteristics**

Table 8 provides the DC electrical characteristics for the RESET pins of the MPC8347E.

| Table 8. | RESET | Pins DC | Electrical | Characteristics' | |
|----------|-------|---------|------------|------------------|--|
| | | | | | |

| Characteristic | Symbol | Condition | Min | Мах | Unit |
|----------------------------------|-----------------|---------------------------|------|------------------------|------|
| Input high voltage | V _{IH} | | 2.0 | OV _{DD} + 0.3 | V |
| Input low voltage | V _{IL} | | -0.3 | 0.8 | V |
| Input current | I _{IN} | | | ±5 | μΑ |
| Output high voltage ² | V _{OH} | I _{OH} = -8.0 mA | 2.4 | — | V |
| Output low voltage | V _{OL} | I _{OL} = 8.0 mA | _ | 0.5 | V |
| Output low voltage | V _{OL} | I _{OL} = 3.2 mA | _ | 0.4 | V |

Notes:

1. This table applies for pins PORESET, HRESET, SRESET, and QUIESCE.

2. HRESET and SRESET are open drain pins, thus V_{OH} is not relevant for those pins.

5.2 **RESET AC Electrical Characteristics**

Table 9 provides the reset initialization AC timing specifications of the MPC8347E.

Table 9. RESET Initialization Timing Specifications

| Parameter/Condition | Min | Мах | Unit | Notes |
|--|-----|-----|--------------------------|-------|
| Required assertion time of HRESET or SRESET (input) to activate reset flow | 32 | _ | ^t PCI_SYNC_IN | 1 |
| Required assertion time of PORESET with stable clock applied to CLKIN when the MPC8347E is in PCI host mode | 32 | _ | t _{CLKIN} | 2 |
| Required assertion time of PORESET with stable clock applied to PCI_SYNC_IN when the MPC8347E is in PCI agent mode | 32 | _ | ^t PCI_SYNC_IN | 1 |
| HRESET/SRESET assertion (output) | 512 | _ | t _{PCI_SYNC_IN} | 1 |
| HRESET negation to SRESET negation (output) | 16 | _ | t _{PCI_SYNC_IN} | 1 |
| Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the MPC8347E is in PCI host mode | 4 | _ | ^t clkin | 2 |
| Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the MPC8347E is in PCI agent mode | 4 | _ | ^t PCI_SYNC_IN | 1 |

8 Ethernet: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speeds (10/100/1000 Mbps) and MII management.

8.1 Three-Speed Ethernet Controller (TSEC)— GMII/MII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to the gigabit media independent interface (GMII), the media independent interface (MII), ten-bit interface (TBI), reduced gigabit media independent interface (RGMII), and reduced ten-bit interface (RTBI) signals except management data input/output (MDIO) and management data clock (MDC). The MII, GMII, and TBI interfaces are defined for 3.3 V, and the RGMII and RTBI interfaces are defined for 2.5 V. The RGMII and RTBI interfaces follow the Hewlett-Packard *Reduced Pin-Count Interface for Gigabit Ethernet Physical Layer Device Specification*, Version 1.2a (9/22/2000). The electrical characteristics for MDIO and MDC are specified in Section 8.3, "Ethernet Management Interface Electrical Characteristics."

8.1.1 **TSEC DC Electrical Characteristics**

GMII, MII, TBI, RGMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in Table 19 and Table 20. The RGMII and RTBI signals in Table 20 are based on a 2.5-V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

| Parameter | Symbol | Conditions | | Min | Мах | Unit |
|----------------------|-------------------------------|--|--|------|------------------------|------|
| Supply voltage 3.3 V | LV _{DD} ² | _ | | 2.97 | 3.63 | V |
| Output high voltage | V _{OH} | $I_{OH} = -4.0 \text{ mA}$ $LV_{DD} = Min$ | | 2.40 | LV _{DD} + 0.3 | V |
| Output low voltage | V _{OL} | $I_{OL} = 4.0 \text{ mA}$ $LV_{DD} = Min$ | | GND | 0.50 | V |
| Input high voltage | V _{IH} | | | 2.0 | LV _{DD} + 0.3 | V |
| Input low voltage | V _{IL} | — | | | 0.90 | V |
| Input high current | IIH | $V_{IN}^{1} = LV_{DD}$ | | — | 40 | μΑ |
| Input low current | ۱ _{IL} | V _{IN} ¹ = GND | | -600 | — | μΑ |

Table 19. GMII/TBI and MII DC Electrical Characteristics

Notes:

1. The symbol V_{IN}, in this case, represents the LV_{IN} symbol referenced in Table 1 and Table 2.

2. GMII/MII pins not needed for RGMII or RTBI operation are powered by the $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$ supply.

Figure 9 shows the GMII receive AC timing diagram.



Figure 9. GMII Receive AC Timing Diagram

8.2.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

8.2.2.1 MII Transmit AC Timing Specifications

Table 23 provides the MII transmit AC timing specifications.

Table 23. MII Transmit AC Timing Specifications

At recommended operating conditions with LV_{DD}/OV_{DD} of 3.3 V ± 10%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Мах | Unit |
|---|-------------------------------------|-----|-----|-----|------|
| TX_CLK clock period 10 Mbps | t _{MTX} | _ | 400 | — | ns |
| TX_CLK clock period 100 Mbps | t _{MTX} | _ | 40 | — | ns |
| TX_CLK duty cycle | t _{MTXH} /t _{MTX} | 35 | - | 65 | % |
| TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay | t _{MTKHDX} | 1 | 5 | 15 | ns |
| TX_CLK data clock rise V _{IL} (min) to V _{IH} (max) | t _{MTXR} | 1.0 | - | 4.0 | ns |
| TX_CLK data clock fall V _{IH} (max) to V _{IL} (min) | t _{MTXF} | 1.0 | | 4.0 | ns |

Note:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{MTKHDX} symbolizes MII transmit timing (MT) for the time t_{MTX} clock reference (K) going high (H) until data outputs (D) are invalid (X). In general, the clock reference symbol is based on two to three letters representing the clock of a particular function. For example, the subscript of t_{MTX} represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

Figure 14 shows the TBI receive AC timing diagram.



Figure 14. TBI Receive AC Timing Diagram

8.2.4 RGMII and RTBI AC Timing Specifications

Table 27 presents the RGMII and RTBI AC timing specifications.

Table 27. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with LV_{DD} of 2.5 V \pm 5%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Мах | Unit |
|--|---------------------------------------|------|-----|------|------|
| Data to clock output skew (at transmitter) | t _{SKRGT} | -0.5 | — | 0.5 | ns |
| Data to clock input skew (at receiver) ² | t _{SKRGT} | 1.0 | — | 2.8 | ns |
| Clock cycle duration ³ | t _{RGT} | 7.2 | 8.0 | 8.8 | ns |
| Duty cycle for 1000Base-T ^{4, 5} | t _{RGTH} /t _{RGT} | 45 | 50 | 55 | % |
| Duty cycle for 10BASE-T and 100BASE-TX ^{3, 5} | t _{RGTH} /t _{RGT} | 40 | 50 | 60 | % |
| Rise time (20%–80%) | t _{RGTR} | _ | — | 0.75 | ns |
| Fall time (20%–80%) | t _{RGTF} | _ | — | 0.75 | ns |
| GTX_CLK125 reference clock period | t _{G12} 6 | _ | 8.0 | — | ns |
| GTX_CLK125 reference clock duty cycle | t _{G125H} /t _{G125} | 47 | — | 53 | % |

Notes:

 In general, the clock reference symbol for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t_{RGT} represents the TBI (T) receive (RX) clock. Also, the notation for rise (R) and fall (F) times follows the clock symbol. For symbols representing skews, the subscript is SK followed by the clock being skewed (RGT).

2. This implies that PC board design requires clocks to be routed so that an additional trace delay of greater than 1.5 ns is added to the associated clock signal.

3. For 10 and 100 Mbps, t_{RGT} scales to 400 ns \pm 40 ns and 40 ns \pm 4 ns, respectively.

- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned.
- 5. Duty cycle reference is $LV_{DD}/2$.

6. This symbol represents the external GTX_CLK125 and does not follow the original symbol naming convention.

8.3.2 MII Management AC Electrical Specifications

Table 30 provides the MII management AC timing specifications.

Table 30. MII Management AC Timing Specifications

At recommended operating conditions with LV_{DD} is 3.3 V ± 10% or 2.5 V ± 5%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Мах | Unit | Notes |
|----------------------------|---------------------|-----|-----|-----|------|-------|
| MDC frequency | f _{MDC} | | 2.5 | | MHz | 2 |
| MDC period | t _{MDC} | _ | 400 | — | ns | |
| MDC clock pulse width high | t _{MDCH} | 32 | — | — | ns | |
| MDC to MDIO delay | t _{MDKHDX} | 10 | — | 170 | ns | 3 |
| MDIO to MDC setup time | t _{MDDVKH} | 5 | — | — | ns | |
| MDIO to MDC hold time | t _{MDDXKH} | 0 | — | — | ns | |
| MDC rise time | t _{MDCR} | | _ | 10 | ns | |
| MDC fall time | t _{MDHF} | _ | _ | 10 | ns | |

Notes:

1. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}}

- 2. This parameter is dependent on the csb_clk speed (that is, for a csb_clk of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a csb_clk of 375 MHz, the maximum frequency is 11.7 MHz and the minimum frequency is 1.7 MHz).
- 3. This parameter is dependent on the csb_clk speed (that is, for a csb_clk of 267 MHz, the delay is 70 ns and for a csb_clk of 333 MHz, the delay is 58 ns).

Figure 16 shows the MII management AC timing diagram.



Figure 16. MII Management Interface Timing Diagram

| Parameter | Symbol ¹ | Min | Мах | Unit | Notes |
|--|----------------------|-----|-----|------|-------|
| Output hold from local bus clock for LAD/LDP | t _{LBKHOX2} | 1 | — | ns | 3 |
| Local bus clock to output high impedance for LAD/LDP | t _{LBKHOZ} | — | 3.8 | ns | 8 |

Notes:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one (1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
</sub>

2. All timings are in reference to the rising edge of LSYNC_IN.

- 3. All signals are measured from $OV_{DD}/2$ of the rising edge of LSYNC_IN to $0.4 \times OV_{DD}$ of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. t_{LBOTOT1} should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
- 6. t_{LBOTOT2} should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
- 7. t_{LBOTOT3} should be used when RCWH[LALE] is set and when the load on the LALE output pin equals the load on the LAD output pins.
- 8. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

Table 35. Local Bus General Timing Parameters—DLL Bypass⁹

| Parameter | Symbol ¹ | Min | Мах | Unit | Notes |
|---|----------------------|-----|-----|------|-------|
| Local bus cycle time | t _{LBK} | 15 | _ | ns | 2 |
| Input setup to local bus clock | t _{LBIVKH} | 7 | _ | ns | 3, 4 |
| Input hold from local bus clock | t _{lbixkh} | 1.0 | — | ns | 3, 4 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT1} | 1.5 | _ | ns | 5 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT2} | 3 | — | ns | 6 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT3} | 2.5 | | ns | 7 |



Figure 25. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Enabled)

12 I²C

This section describes the DC and AC electrical characteristics for the I²C interface of the MPC8347E.

12.1 I²C DC Electrical Characteristics

Table 38 provides the DC electrical characteristics for the I²C interface of the MPC8347E.

Table 38. I²C DC Electrical Characteristics

At recommended operating conditions with OV_{DD} of 3.3 V ± 10%.

| Parameter | Symbol | Min | Мах | Unit | Notes |
|--|---------------------|-----------------------|----------------------------------|------|-------|
| Input high voltage level | V _{IH} | $0.7 	imes OV_{DD}$ | OV _{DD} + 0.3 | V | |
| Input low voltage level | V _{IL} | -0.3 | $0.3\times\text{OV}_{\text{DD}}$ | V | |
| Low level output voltage | V _{OL} | 0 | $0.2\times\text{OV}_{\text{DD}}$ | V | 1 |
| Output fall time from $V_{IH}(min)$ to $V_{IL}(max)$ with a bus capacitance from 10 to 400 pF | t _{I2KLKV} | $20 + 0.1 \times C_B$ | 250 | ns | 2 |
| Pulse width of spikes which must be suppressed by the input filter | t _{I2KHKL} | 0 | 50 | ns | 3 |
| Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}$ (max) | lı | -10 | 10 | μA | 4 |
| Capacitance for each I/O pin | Cl | — | 10 | pF | |

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2. C_B = capacitance of one bus line in pF.

3. Refer to the MPC8349E Integrated Host Processor Family Reference Manual, for information on the digital filter used.

4. I/O pins obstruct the SDA and SCL lines if $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$ is switched off.

12.2 I²C AC Electrical Specifications

Table 39 provides the AC timing parameters for the I²C interface of the MPC8347E. Note that all values refer to $V_{IH}(min)$ and $V_{IL}(max)$ levels (see Table 38).

Table 39. I²C AC Electrical Specifications

| Parameter | Symbol ¹ | Min | Мах | Unit |
|--|---------------------|------------------|------------------|------|
| SCL clock frequency | f _{I2C} | 0 | 400 | kHz |
| Low period of the SCL clock | t _{I2CL} | 1.3 | — | μs |
| High period of the SCL clock | t _{I2CH} | 0.6 | — | μs |
| Setup time for a repeated START condition | t _{l2SVKH} | 0.6 | — | μs |
| Hold time (repeated) START condition (after this period, the first clock pulse is generated) | t _{I2SXKL} | 0.6 | — | μs |
| Data setup time | t _{I2DVKH} | 100 | — | ns |
| Data hold time: CBUS compatible masters I ² C bus devices | t _{I2DXKL} | $\overline{0^2}$ | 0.9 ³ | μs |

13 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8347E.

13.1 PCI DC Electrical Characteristics

Table 40 provides the DC electrical characteristics for the PCI interface of the MPC8347E.

| Parameter | Symbol | Test Condition | Min | Мах | Unit |
|---------------------------|-----------------|--|------------------------|------------------------|------|
| High-level input voltage | V _{IH} | $V_{OUT} \ge V_{OH}$ (min) or | 2 | OV _{DD} + 0.3 | V |
| Low-level input voltage | V _{IL} | $V_{OUT} \le V_{OL}$ (max) | -0.3 | 0.8 | V |
| Input current | I _{IN} | $V_{IN}^{1} = 0 V \text{ or } V_{IN} = OV_{DD}$ | _ | ±5 | μA |
| High-level output voltage | V _{OH} | OV _{DD} = min, I _{OH} = -100 μA | OV _{DD} – 0.2 | _ | V |
| Low-level output voltage | V _{OL} | OV _{DD} = min, I _{OL} = 100 μA | _ | 0.2 | V |

 Table 40. PCI DC Electrical Characteristics

Note:

1. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 1.

13.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the MPC8347E. Note that the PCI_CLK or PCI_SYNC_IN signal is used as the PCI input clock depending on whether the MPC8347E is configured as a host or agent device. Table 41 provides the PCI AC timing specifications at 66 MHz.

| Table 41. PCI A | C Timing | Specifications | at 66 MHz ¹ |
|-----------------|----------|-----------------------|------------------------|
|-----------------|----------|-----------------------|------------------------|

| Parameter | Symbol ² | Min | Мах | Unit | Notes |
|--------------------------------|---------------------|-----|-----|------|-------|
| Clock to output valid | ^t PCKHOV | _ | 6.0 | ns | 3 |
| Output hold from clock | t _{PCKHOX} | 1 | — | ns | 3 |
| Clock to output high impedance | t _{PCKHOZ} | | 14 | ns | 3, 4 |
| Input setup to clock | t _{PCIVKH} | 3.0 | | ns | 3, 5 |

Package and Pin Listings

18.2 Mechanical Dimensions for the MPC8347E TBGA

Figure 39 shows the mechanical dimensions and bottom surface nomenclature for the MPC8347E, 672-TBGA package.



Notes:

1.All dimensions are in millimeters.

2.Dimensions and tolerances per ASME Y14.5M-1994.

3.Maximum solder ball diameter measured parallel to datum A.

4.Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

5.Parallelism measurement must exclude any effect of mark on top surface of package.

Figure 39. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC8347E TBGA

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|--------------------|---|--|-----------------------------|-------|
| LV _{DD} 2 | C6, D9 | Power for three-speed Ethernet #2 I/O (2.5 V, 3.3 V) | LV _{DD} 2 | |
| V _{DD} | E19, E29, F7, F9, F11,F13, F15, F17, F18, F21, F23, F25, F29, H29, J6, K29, M29, N6, P29, T29, U30, V6, V29, W29, AB29, AC5, AD29, AF6, AF29, AH29, AJ8, AJ12, AJ14, AJ16, AJ18, AJ20, AJ21, AJ23, AJ25, AJ26, AJ27, AJ28, AJ29, AK10 | Power for core (1.2 V) | V _{DD} | |
| OV _{DD} | B22, B28, C16, C17, C24, C26, D13, D15, D19, D29, E31, F28, G33, H30, L29, L32, N32, P31, R31, U32, W31, Y29, AA29, AC30, AE31, AF30, AG29, AJ17, AJ30, AK11, AL15, AL19, AL21, AL29, AL30, AM20, AM23, AM24, AM26, AM28, AN11, AN13 | PCI, 10/100 Ethernet, and other standard (3.3 V) | OV _{DD} | |
| MVREF1 | M3 | I | DDR reference voltage | |
| MVREF2 | AD2 | I | DDR reference voltage | |

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|-------------------------|---|----------|------------------|-------|
| PCI1_IRDY | E13 | I/O | OV _{DD} | 5 |
| PCI1_STOP | C13 | I/O | OV _{DD} | 5 |
| PCI1_DEVSEL | B13 | I/O | OV _{DD} | 5 |
| PCI1_IDSEL | C17 | I | OV _{DD} | |
| PCI1_SERR | C12 | I/O | OV _{DD} | 5 |
| PCI1_PERR | B12 | I/O | OV _{DD} | 5 |
| PCI1_REQ[0] | A21 | I/O | OV _{DD} | |
| PCI1_REQ[1]/CPCI1_HS_ES | C19 | I | OV _{DD} | |
| PCI1_REQ[2:4] | C18, A19, E20 | I | OV _{DD} | |
| PCI1_GNT0 | B20 | I/O | OV _{DD} | |
| PCI1_GNT1/CPCI1_HS_LED | C20 | 0 | OV _{DD} | |
| PCI1_GNT2/CPCI1_HS_ENUM | B19 | 0 | OV _{DD} | |
| PCI1_GNT[3:4] | A20, E18 | 0 | OV _{DD} | |
| M66EN | L26 | I | OV _{DD} | |
| | DDR SDRAM Memory Interface | | | |
| MDQ[0:63] | AC25, AD27, AD25, AH27, AE28, AD26, AD24, AF27, AF25, AF28, AH24, AG26, AE25, AG25, AH26, AH25, AG22, AH22, AE21, AD19, AE22, AF23, AE19, AG20, AG19, AD17, AE16, AF16, AF18, AG18, AH17, AH16, AG9, AD12, AG7, AE8, AD11, AH9, AH8, AF6, AF8, AE6, AF1, AE4, AG8, AH3, AG3, AG4, AH2, AD7, AB4, AB3, AG1, AD5, AC2, AC1, AC4, AA3, Y4, AA4, AB1, AB2, Y5, Y3 | I/O | GV _{DD} | |
| MECC[0:4]/MSRCID[0:4] | AG13, AE14, AH12, AH10, AE15 | I/O | GV _{DD} | |
| MECC[5]/MDVAL | AH14 | I/O | GV _{DD} | |
| MECC[6:7] | AE13, AH11 | I/O | GV _{DD} | |
| MDM[0:8] | AG28, AG24, AF20, AG17, AE9, AH5, AD1, AA2, AG12 | 0 | GV _{DD} | |
| MDQS[0:8] | AE27, AE26, AE20, AH18, AG10, AF5, AC3, AA1, AH13 | I/O | GV _{DD} | |
| MBA[0:1] | AF10, AF11 | 0 | GV _{DD} | |
| MA[0:14] | AF13, AF15, AG16, AD16, AF17, AH20, AH19, AH21, AD18, AG21, AD13, AF21, AF22, AE1, AA5 | 0 | GV _{DD} | |
| MWE | AD10 | 0 | GV _{DD} | |
| MRAS | AF7 | 0 | GV _{DD} | |

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---------------------------------|---------------------------------------|----------|-------------------|-------|
| MPH0_D2_VMO_SE0/DR_D10_DPPD | B24 | I/O | OV _{DD} | |
| MPH0_D3_SPEED/DR_D11_DMMD | A24 | I/O | OV _{DD} | |
| MPH0_D4_DP/DR_D12_VBUS_VLD | D23 | I/O | OV _{DD} | |
| MPH0_D5_DM/DR_D13_SESS_END | C23 | I/O | OV _{DD} | |
| MPH0_D6_SER_RCV/DR_D14 | B23 | I/O | OV _{DD} | |
| MPH0_D7_DRVVBUS/DR_D15_IDPULLUP | A23 | I/O | OV _{DD} | |
| MPH0_NXT/DR_RX_ACTIVE_ID | D22 | I | OV _{DD} | |
| MPH0_DIR_DPPULLUP/DR_RESET | C22 | I/O | OV _{DD} | |
| MPH0_STP_SUSPEND/DR_TX_READY | B22 | I/O | OV _{DD} | |
| MPH0_PWRFAULT/DR_RX_VALIDH | A22 | I | OV _{DD} | |
| MPH0_PCTL0/DR_LINE_STATE0 | E21 | I/O | OV _{DD} | |
| MPH0_PCTL1/DR_LINE_STATE1 | D21 | I/O | OV _{DD} | |
| MPH0_CLK/DR_RX_VALID | C21 | I | OV _{DD} | |
| Р | rogrammable Interrupt Controller | | | |
| MCP_OUT | E8 | 0 | OV _{DD} | 2 |
| IRQ0/MCP_IN/GPIO2[12] | J28 | I/O | OV _{DD} | |
| IRQ[1:5]/GPIO2[13:17] | K25, J25, H26, L24, G27 | I/O | OV _{DD} | |
| IRQ[6]/GPIO2[18]/CKSTOP_OUT | G28 | I/O | OV _{DD} | |
| IRQ[7]/GPIO2[19]/CKSTOP_IN | J26 | I/O | OV _{DD} | |
| | Ethernet Management Interface | | | |
| EC_MDC | Y24 | 0 | LV _{DD1} | |
| EC_MDIO | Y25 | I/O | LV _{DD1} | 2 |
| | Gigabit Reference Clock | - 1 | 1 | |
| EC_GTX_CLK125 | Y26 | I | LV _{DD1} | |
| Three-Spe | ed Ethernet Controller (Gigabit Ether | net 1) | 1 | |
| TSEC1_COL/GPIO2[20] | M26 | I/O | OV _{DD} | |
| TSEC1_CRS/GPIO2[21] | U25 | I/O | LV _{DD1} | |
| TSEC1_GTX_CLK | V24 | 0 | LV _{DD1} | 3 |
| TSEC1_RX_CLK | U26 | I | LV _{DD1} | |
| TSEC1_RX_DV | U24 | I | LV _{DD1} | |
| TSEC1_RX_ER/GPIO2[26] | L28 | I/O | OV _{DD} | |
| TSEC1_RXD[7:4]/GPIO2[22:25] | M27, M28, N26, N27 | I/O | OV _{DD} | |
| TSEC1_RXD[3:0] | W26, W24, Y28, Y27 | I | LV _{DD1} | |
| TSEC1_TX_CLK | N25 | I | OV _{DD} | |

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

As shown in Figure 41, the primary clock input (frequency) is multiplied up by the system phase-locked loop (PLL) and the clock unit to create the coherent system bus clock (csb_clk), the internal clock for the DDR controller (ddr_clk), and the internal clock for the local bus interface unit ($lbiu_clk$).

The *csb_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

 $csb_clk = \{PCI_SYNC_IN \times (1 + CFG_CLKIN_DIV)\} \times SPMF$

In PCI host mode, PCI_SYNC_IN \times (1 + CFG_CLKIN_DIV) is the CLKIN frequency.

The *csb_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies the *csb_clk* frequency to create the internal clock for the e300 core (*core_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL), which is loaded at power-on reset or by one of the hard-coded reset options. See the chapter on reset, clocking, and initialization in the *MPC8349E Reference Manual* for more information on the clock subsystem.

The internal *ddr_clk* frequency is determined by the following equation:

 $ddr_clk = csb_clk \times (1 + RCWL[DDRCM])$

 ddr_clk is not the external memory bus frequency; ddr_clk passes through the DDR clock divider (÷2) to create the differential DDR memory bus clock outputs (MCK and MCK). However, the data rate is the same frequency as ddr_clk .

The internal *lbiu_clk* frequency is determined by the following equation:

 $lbiu_clk = csb_clk \times (1 + RCWL[LBIUCM])$

lbiu_clk is not the external local bus frequency; *lbiu_clk* passes through the LBIU clock divider to create the external local bus clock outputs (LSYNC_OUT and LCLK[0:2]). The LBIU clock divider ratio is controlled by LCCR[CLKDIV].

In addition, some of the internal units may have to be shut off or operate at lower frequency than the csb_clk frequency. Those units have a default clock ratio that can be configured by a memory-mapped register after the device exits reset. Table 53 specifies which units have a configurable clock frequency.

| Unit | Default Frequency | Options |
|--------------------------|----------------------|---|
| TSEC1 | csb_clk/3 | Off, csb_clk, csb_clk/2, csb_clk/3 |
| TSEC2, I ² C1 | csb_clk/3 | Off, csb_clk, csb_clk/2, csb_clk/3 |
| Security core | csb_clk/3 | Off, csb_clk, csb_clk/2, csb_clk/3 |
| USB DR, USB MPH | csb_clk/3 | Off, csb_clk, csb_clk/2, <i>csb_clk/3</i> |
| PCI and DMA complex | csb_clk | Off, <i>csb_clk</i> |

Table 53. Configurable Clock Units

| | | | Inpu | It Clock Fre | quency (M | Hz) ² |
|--|------|---|-------|---------------------|-----------|------------------|
| CFG_CLKIN_DIV at Reset ¹ | SPMF | <i>csb_clk</i> : Input Clock Ratio ² | 16.67 | 25 | 33.33 | 66.67 |
| | | Ratio | C | s <i>b_clk</i> Freq | uency (MH | z) |
| Low | 0010 | 2 : 1 | | | | 133 |
| Low | 0011 | 3 : 1 | | | 100 | 200 |
| Low | 0100 | 4 : 1 | | 100 | 133 | 266 |
| Low | 0101 | 5 : 1 | | 125 | 166 | 333 |
| Low | 0110 | 6 : 1 | 100 | 150 | 200 | |
| Low | 0111 | 7:1 | 116 | 175 | 233 | |
| Low | 1000 | 8 : 1 | 133 | 200 | 266 | |
| Low | 1001 | 9:1 | 150 | 225 | 300 | |
| Low | 1010 | 10 : 1 | 166 | 250 | 333 | |
| Low | 1011 | 11 : 1 | 183 | 275 | | <u>-</u> |
| Low | 1100 | 12 : 1 | 200 | 300 | | |
| Low | 1101 | 13 : 1 | 216 | 325 | | |
| Low | 1110 | 14 : 1 | 233 | | | |
| Low | 1111 | 15 : 1 | 250 | | | |
| Low | 0000 | 16 : 1 | 266 | | | |
| High | 0010 | 4:1 | | 100 | 133 | 266 |
| High | 0011 | 6 : 1 | 100 | 150 | 200 | |
| High | 0100 | 8 : 1 | 133 | 200 | 266 | |
| High | 0101 | 10 : 1 | 166 | 250 | 333 | |
| High | 0110 | 12 : 1 | 200 | 300 | | |
| High | 0111 | 14 : 1 | 233 | | | |
| High | 1000 | 16 : 1 | 266 | | | |

Table 58. CSB Frequency Options for Agent Mode

¹ CFG_CLKIN_DIV doubles csb_clk if set high.

² CLKIN is the input clock in host mode; PCI_CLK is the input clock in agent mode. DDR2 memory may be used at 133 MHz provided that the memory components are specified for operation at this frequency.

19.2 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb_clk*) and the e300 core clock (*core_clk*). Table 59 shows the encodings for RCWL[COREPLL]. COREPLL values that are not listed in Table 59 should be considered as reserved.

System Design Information



Figure 43. Driver Impedance Measurement

Two measurements give the value of this resistance and the strength of the driver current source. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is $V_1 = R_{source} \times I_{source}$. Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value R_{term} . The measured voltage is $V_2 = (1/(1/R_1 + 1/R_2)) \times I_{source}$. Solving for the output impedance gives $R_{source} = R_{term} \times (V_1/V_2 - 1)$. The drive current is then $I_{source} = V_1/R_{source}$.

Table 65 summarizes the signal impedance targets. The driver impedance are targeted at minimum V_{DD} , nominal OV_{DD} , 105°C.

| Impedance | Local Bus, Ethernet, DUART, Control, Configuration, Power Management | PCI Signals (Not Including PCI Output Clocks) | PCI Output Clocks (Including PCI_SYNC_OUT) | DDR DRAM | Symbol | Unit |
|----------------|---|---|--|-----------|-------------------|------|
| R _N | 42 Target | 25 Target | 42 Target | 20 Target | Z ₀ | Ω |
| R _P | 42 Target | 25 Target | 42 Target | 20 Target | Z ₀ | Ω |
| Differential | NA | NA | NA | NA | Z _{DIFF} | Ω |

Table 65. Impedance Characteristics

Note: Nominal supply voltages. See Table 1, $T_i = 105^{\circ}C$.

21.6 Configuration Pin Multiplexing

The MPC8347E power-on configuration options can be set through external pull-up or pull-down resistors of 4.7 k Ω on certain output pins (see the customer-visible configuration pins). These pins are used as output only pins in normal operation.

However, while HRESET is asserted, these pins are treated as inputs, and the value on these pins is latched when PORESET deasserts. Then the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with

Ordering Information

| Table | 68. | SVR | Settings | (continued) |
|-------|-----|-----|----------|-------------|
|-------|-----|-----|----------|-------------|

| ſ | MPC8347E | PBGA | 8054_0010 |
|---|----------|------|-----------|
| F | MPC8347 | PBGA | 8055_0010 |

23.2 Part Marking

Parts are marked as in the example shown in Figure 44.



Figure 44. Freescale Part Marking for TBGA or PBGA Devices

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. IIEEE 802.3, 802.3u, 802.3x, 802.3z, 802.3ac, 802.11i, and 1149.1 are trademarks or registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2005–2009. All rights reserved.

Document Number: MPC8347EEC Rev. 11 02/2009



