
# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Security; SEC
RAM Controllers	DDR
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	USB 2.0 + PHY (2)
Voltage - I/O	2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	620-BBGA Exposed Pad
Supplier Device Package	620-HBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8347eczqagdb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Programmable field size up to 2048 bits
- Elliptic curve cryptography
- F2m and F(p) modes
- Programmable field size up to 511 bits
- Data encryption standard (DES) execution unit (DEU)
  - DES and 3DES algorithms
  - Two key (K1, K2) or three key (K1, K2, K3) for 3DES
  - ECB and CBC modes for both DES and 3DES
- Advanced encryption standard unit (AESU)
  - Implements the Rijndael symmetric-key cipher
  - Key lengths of 128, 192, and 256 bits
  - ECB, CBC, CCM, and counter (CTR) modes
- ARC four execution unit (AFEU)
  - Stream cipher compatible with the RC4 algorithm
  - 40- to 128-bit programmable key
- Message digest execution unit (MDEU)
  - SHA with 160- or 256-bit message digest
  - MD5 with 128-bit message digest
  - HMAC with either algorithm
- Random number generator (RNG)
- Four crypto-channels, each supporting multi-command descriptor chains
  - Static and/or dynamic assignment of crypto-execution units through an integrated controller
  - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
- Universal serial bus (USB) dual role controller
  - USB on-the-go mode with both device and host functionality
  - Complies with USB specification Rev. 2.0
  - Can operate as a stand-alone USB device
    - One upstream facing port
    - Six programmable USB endpoints
  - Can operate as a stand-alone USB host controller
    - USB root hub with one downstream-facing port
    - Enhanced host controller interface (EHCI) compatible
    - High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
  - External PHY with UTMI, serial and UTMI+ low-pin interface (ULPI)
- Universal serial bus (USB) multi-port host controller
  - Can operate as a stand-alone USB host controller
    - USB root hub with one or two downstream-facing ports

## 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8347E. The MPC8347E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

## 2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.

## 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

	Characteristic	Symbol	Max Value	Unit	Notes		
Core supply voltage		V <sub>DD</sub>	-0.3 to 1.32	V			
PLL supply voltage		AV <sub>DD</sub>	-0.3 to 1.32	V			
DDR DRAM I/O voltag	e	${\sf GV}_{\sf DD}$	-0.3 to 3.63	V			
Three-speed Ethernet	I/O, MII management voltage	LV <sub>DD</sub>	-0.3 to 3.63	V			
PCI, local bus, DUART, system control and power management, $\rm I^2C,$ and JTAG I/O voltage		OV <sub>DD</sub>	-0.3 to 3.63	V			
Input voltage	DDR DRAM signals	MV <sub>IN</sub>	–0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 5		
DDR DRAM reference		MV <sub>REF</sub>	–0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 5		
	Three-speed Ethernet signals	LV <sub>IN</sub>	-0.3 to (LV <sub>DD</sub> + 0.3)	V	4, 5		
Local bus, DUART, CLKIN, system control and power management, I <sup>2</sup> C, and JTAG signals		OV <sub>IN</sub>	–0.3 to (OV <sub>DD</sub> + 0.3)	V	3, 5		
	PCI	OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V	6		
Storage temperature ra	ange	T <sub>STG</sub>	–55 to 150	°C			

#### Table 1. Absolute Maximum Ratings<sup>1</sup>

Notes:

- <sup>1</sup> Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- <sup>2</sup> Caution: MV<sub>IN</sub> must not exceed GV<sub>DD</sub> by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- <sup>3</sup> Caution: OV<sub>IN</sub> must not exceed OV<sub>DD</sub> by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- <sup>4</sup> Caution: LV<sub>IN</sub> must not exceed LV<sub>DD</sub> by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- <sup>5</sup> (M,L,O)V<sub>IN</sub> and MV<sub>REF</sub> may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- <sup>6</sup> OV<sub>IN</sub> on the PCI interface can overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 3.

### 2.1.2 Power Supply Voltage Specification


Table 2 provides the recommended operating conditions for the MPC8347E. Note that the values in Table 2 are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

Characteristic	Symbol	mbol Recommended Value		Notes
Core supply voltage	V <sub>DD</sub>	1.2 V ± 60 mV	V	1
PLL supply voltage	AV <sub>DD</sub>	1.2 V ± 60 mV	V	1
DDR DRAM I/O supply voltage	GV <sub>DD</sub>	2.5 V ± 125 mV	V	
Three-speed Ethernet I/O supply voltage	LV <sub>DD1</sub>	3.3 V ± 330 mV 2.5 V ± 125 mV	V	
Three-speed Ethernet I/O supply voltage	LV <sub>DD2</sub>	3.3 V ± 330 mV 2.5 V ± 125 mV	V	
PCI, local bus, DUART, system control and power management, I <sup>2</sup> C, and JTAG I/O voltage	OV <sub>DD</sub>	3.3 V ± 330 mV	V	

#### Note:

<sup>1</sup> GV<sub>DD</sub>, LV<sub>DD</sub>, OV<sub>DD</sub>, AV<sub>DD</sub>, and V<sub>DD</sub> must track each other and must vary in the same direction—either in the positive or negative direction.

Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8347E.



#### **Power Characteristics**

Table 5 shows the estimated typical I/O power dissipation for MPC8347E.

Interface	Parameter	DDR2 GV <sub>DD</sub> (1.8 V)	DDR1 GV <sub>DD</sub> (2.5 V)	OV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (2.5 V)	Unit	Comments
DDR I/O	200 MHz, 32 bits	—	0.42	_	_	_	W	—
65% utilization 2.5 V	200 MHz, 64 bits	—	0.55	_	_		W	—
Rs = 20 Ω Rt = 50 Ω	266 MHz, 32 bits	—	0.5	_	_		W	—
2 pair of clocks	266 MHz, 64 bits	—	0.66	_	_	_	W	—
	300 MHz, <sup>1</sup> 32 bits	—	0.54		_		W	—
	300 MHz, <sup>1</sup> 64 bits	—	0.7	—	_	_	W	_
	333 MHz, <sup>1</sup> 32 bits	—	0.58				W	—
	333 MHz, <sup>1</sup> 64 bits	—	0.76	—	—	_	W	_
	400 MHz, <sup>1</sup> 32 bits	—	_					—
	400 MHz, <sup>1</sup> 64 bits	—	—					—
PCI I/O	33 MHz, 32 bits	—	_	0.04			W	—
load = 30 pF	66 MHz, 32 bits		_	0.07	_		W	_
Local bus I/O	167 MHz, 32 bits	—	_	0.34			W	—
load = 25 pF	133 MHz, 32 bits	—	_	0.27			W	—
	83 MHz, 32 bits	_	_	0.17			W	—
	66 MHz, 32 bits	_	_	0.14			W	—
	50 MHz, 32 bits	_	_	0.11			W	—
TSEC I/O	MII	—	—		0.01		W	Multiply by number of
load = 25 pF	GMII or TBI	—	—	—	0.06	_	W	interfaces used.
	RGMII or RTBI	—	—	—	_	0.04	W	
USB	12 MHz	—	—	0.01	_	_	W	Multiply by 2 if using
	480 MHz	—	—	0.2	—	_	W	2 ports.
Other I/O		—	—	0.01	—	—	W	—

Table 5. MPC8347E Typical I/O Power Dissipation

<sup>1</sup> TBGA package only.

## 6.2 DDR SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM interface.

### 6.2.1 DDR SDRAM Input AC Timing Specifications

Table 13 provides the input AC timing specifications for the DDR SDRAM interface.

#### Table 13. DDR SDRAM Input AC Timing Specifications

At recommended operating conditions with GV\_{DD} of 2.5 V  $\pm$  5%.

Parameter	Symbol	Min	Мах	Unit	Notes
AC input low voltage	V <sub>IL</sub>	—	MV <sub>REF</sub> – 0.31	V	
AC input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.31	GV <sub>DD</sub> + 0.3	V	
MDQS—MDQ/MECC input skew per byte 333 MHz 266 MHz		_	750 1125	ps	1

Note:

1. Maximum possible skew between a data strobe (MDQS[n]) and any corresponding bit of data (MDQ[8n + {0...7}] if 0 <= n <= 7) or ECC (MECC[{0...7}] if n = 8).

Figure 4 illustrates the DDR input timing diagram showing the t<sub>DISKEW</sub> timing parameter.




Figure 4. DDR Input Timing Diagram

### 6.2.2 DDR SDRAM Output AC Timing Specifications

Table 14 and Table 15 provide the output AC timing specifications and measurement conditions for the DDR SDRAM interface.

Figure 13 shows the TBI transmit AC timing diagram.




Figure 13. TBI Transmit AC Timing Diagram

### 8.2.3.2 TBI Receive AC Timing Specifications

Table 26 provides the TBI receive AC timing specifications.

#### Table 26. TBI Receive AC Timing Specifications

At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
PMA_RX_CLK clock period	t <sub>TRX</sub>		16.0		ns
PMA_RX_CLK skew	t <sub>SKTRX</sub>	7.5	—	8.5	ns
RX_CLK duty cycle	t <sub>TRXH</sub> /t <sub>TRX</sub>	40	—	60	%
RXD[7:0], RX_DV, RX_ER (RCG[9:0]) setup time to rising PMA_RX_CLK	t <sub>trdvkh</sub> 2	2.5	—	—	ns
RXD[7:0], RX_DV, RX_ER (RCG[9:0]) hold time to rising PMA_RX_CLK	t <sub>TRDXKH</sub> 2	1.5	—	—	ns
RX_CLK clock rise time V <sub>IL</sub> (min) to V <sub>IH</sub> (max)	t <sub>TRXR</sub>	0.7	—	2.4	ns
RX_CLK clock fall time V <sub>IH</sub> (max) to V <sub>IL</sub> (min)	t <sub>TRXF</sub>	0.7	—	2.4	ns

Notes:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>TRDVKH</sub> symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>TRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>TRDXKH</sub> symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>TRX</sub> clock reference (K) going to the high (H) state. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t<sub>TRX</sub> represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript SK followed by the clock that is being skewed (TRX).
</sub>

2. Setup and hold time of even numbered RCG are measured from the riding edge of PMA\_RX\_CLK1. Setup and hold times of odd-numbered RCG are measured from the riding edge of PMA\_RX\_CLK0.

Figure 14 shows the TBI receive AC timing diagram.




Figure 14. TBI Receive AC Timing Diagram

### 8.2.4 RGMII and RTBI AC Timing Specifications

#### Table 27 presents the RGMII and RTBI AC timing specifications.

#### Table 27. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> of 2.5 V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
Data to clock output skew (at transmitter)	t <sub>SKRGT</sub>	-0.5	—	0.5	ns
Data to clock input skew (at receiver) <sup>2</sup>	t <sub>SKRGT</sub>	1.0	—	2.8	ns
Clock cycle duration <sup>3</sup>	t <sub>RGT</sub>	7.2	8.0	8.8	ns
Duty cycle for 1000Base-T <sup>4, 5</sup>	t <sub>RGTH</sub> /t <sub>RGT</sub>	45	50	55	%
Duty cycle for 10BASE-T and 100BASE-TX <sup>3, 5</sup>	t <sub>RGTH</sub> /t <sub>RGT</sub>	40	50	60	%
Rise time (20%–80%)	t <sub>RGTR</sub>	_	—	0.75	ns
Fall time (20%–80%)	t <sub>RGTF</sub>	_	—	0.75	ns
GTX_CLK125 reference clock period	t <sub>G12</sub> 6	_	8.0	—	ns
GTX_CLK125 reference clock duty cycle	t <sub>G125H</sub> /t <sub>G125</sub>	47	—	53	%

Notes:

 In general, the clock reference symbol for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t<sub>RGT</sub> represents the TBI (T) receive (RX) clock. Also, the notation for rise (R) and fall (F) times follows the clock symbol. For symbols representing skews, the subscript is SK followed by the clock being skewed (RGT).

2. This implies that PC board design requires clocks to be routed so that an additional trace delay of greater than 1.5 ns is added to the associated clock signal.

3. For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns  $\pm$  40 ns and 40 ns  $\pm$  4 ns, respectively.

- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t<sub>RGT</sub> of the lowest speed transitioned.
- 5. Duty cycle reference is  $LV_{DD}/2$ .

6. This symbol represents the external GTX\_CLK125 and does not follow the original symbol naming convention.

## 10 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8347E.

## **10.1** Local Bus DC Electrical Characteristics

Table 33 provides the DC electrical characteristics for the local bus interface.

#### Table 33. Local Bus DC Electrical Characteristics

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current	I <sub>IN</sub>	—	±5	μΑ
High-level output voltage, $I_{OH} = -100 \ \mu A$	V <sub>OH</sub>	OV <sub>DD</sub> - 0.2	—	V
Low-level output voltage, $I_{OL} = 100 \ \mu A$	V <sub>OL</sub>	—	0.2	V

### **10.2 Local Bus AC Electrical Specification**

Table 34 and Table 35 describe the general timing parameters of the local bus interface of the MPC8347E.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	7.5		ns	2
Input setup to local bus clock (except LUPWAIT)	t <sub>LBIVKH1</sub>	1.5	—	ns	3, 4
LUPWAIT input setup to local bus clock	t <sub>LBIVKH2</sub>	2.2	—	ns	3, 4
Input hold from local bus clock (except LUPWAIT)	t <sub>LBIXKH1</sub>	1.0	—	ns	3, 4
LUPWAIT Input hold from local bus clock	t <sub>LBIXKH2</sub>	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT1</sub>	1.5	—	ns	5
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT2</sub>	3	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT3</sub>	2.5	—	ns	7
Local bus clock to LALE rise	t <sub>LBKHLR</sub>	—	4.5	ns	
Local bus clock to output valid (except LAD/LDP and LALE)	t <sub>LBKHOV1</sub>	—	4.5	ns	
Local bus clock to data valid for LAD/LDP	t <sub>LBKHOV2</sub>	—	4.5	ns	3
Local bus clock to address valid for LAD	t <sub>LBKHOV3</sub>	—	4.5	ns	3
Output hold from local bus clock (except LAD/LDP and LALE)	t <sub>LBKHOX1</sub>	1	—	ns	3

Table 34. Local Bus General Timing Parameters—DLL On

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Output hold from local bus clock for LAD/LDP	t <sub>LBKHOX2</sub>	1	—	ns	3
Local bus clock to output high impedance for LAD/LDP	t <sub>LBKHOZ</sub>	—	3.8	ns	8

Notes:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one (1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
</sub>

2. All timings are in reference to the rising edge of LSYNC\_IN.

- 3. All signals are measured from  $OV_{DD}/2$  of the rising edge of LSYNC\_IN to  $0.4 \times OV_{DD}$  of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. t<sub>LBOTOT1</sub> should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
- 6. t<sub>LBOTOT2</sub> should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
- 7. t<sub>LBOTOT3</sub> should be used when RCWH[LALE] is set and when the load on the LALE output pin equals the load on the LAD output pins.
- 8. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

#### Table 35. Local Bus General Timing Parameters—DLL Bypass<sup>9</sup>

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	15	_	ns	2
Input setup to local bus clock	t <sub>LBIVKH</sub>	7	_	ns	3, 4
Input hold from local bus clock	t <sub>lbixkh</sub>	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT1</sub>	1.5	_	ns	5
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT2</sub>	3	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT3</sub>	2.5		ns	7

Parameter	Symbol <sup>1</sup>	Min	Max	Unit
Fall time of both SDA and SCL signals <sup>5</sup>	t <sub>I2CF</sub>		300	ns
Setup time for STOP condition	t <sub>I2PVKH</sub>	0.6		μs
Bus free time between a STOP and START condition	t <sub>I2KHDX</sub>	1.3	_	μs
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>NL</sub>	$0.1 \times OV_{DD}$	—	V
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>NH</sub>	$0.2 \times \text{OV}_{\text{DD}}$	—	V

#### Table 39. I<sup>2</sup>C AC Electrical Specifications (continued)

Notes:

- 1. The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>12DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>12C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>12SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) goes invalid (X) relative to the t<sub>12C</sub> clock reference (K) going to the stop condition (P) reaches the valid state (V) relative to the t<sub>12C</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub></sub>
- MPC8347E provides a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH</sub>(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- 3. The maximum t<sub>I2DVKH</sub> must be met only if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.
- 4.  $C_B$  = capacitance of one bus line in pF.
- 5.) The MPC8347E does not follow the "I2C-BUS Specifications" version 2.1 regarding the tI2CF AC parameter.

Figure 31 provides the AC test load for the  $I^2C$ .




Figure 31. I<sup>2</sup>C AC Test Load

Figure 32 shows the AC timing diagram for the  $I^2C$  bus.




Figure 32. I<sup>2</sup>C Bus AC Timing Diagram

#### Table 41. PCI AC Timing Specifications at 66 MHz<sup>1</sup> (continued)

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
Input hold from clock	t <sub>PCIXKH</sub>	0	—	ns	3, 5

Notes:

- 1. PCI timing depends on M66EN and the ratio between PCI1/PCI2. Refer to the PCI chapter of the reference manual for a description of M66EN.
- 2. The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.</sub>
- 3. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.
- 4. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Input timings are measured at the pin.

#### Table 42 provides the PCI AC timing specifications at 33 MHz.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Clock to output valid	<sup>t</sup> PCKHOV	_	11	ns	2
Output hold from clock	<sup>t</sup> РСКНОХ	2	-	ns	2
Clock to output high impedance	t <sub>PCKHOZ</sub>	_	14	ns	2, 3
Input setup to clock	t <sub>PCIVKH</sub>	3.0	_	ns	2, 4
Input hold from clock	t <sub>PCIXKH</sub>	0		ns	2, 4

#### Notes:

- The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
  </sub>
- 2. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.
- 3. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. Input timings are measured at the pin.

#### Figure 33 provides the AC test load for PCI.




Figure 33. PCI AC Test Load

Timers

## 14 Timers

This section describes the DC and AC electrical specifications for the timers.

## 14.1 Timer DC Electrical Characteristics

Table 43 provides the DC electrical characteristics for the MPC8347E timer pins, including TIN,  $\overline{\text{TOUT}}$ ,  $\overline{\text{TGATE}}$ , and RTC\_CLK.

Characteristic	Symbol	Condition	Min	Мах	Unit
Input high voltage	V <sub>IH</sub>		2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>		-0.3	0.8	V
Input current	I <sub>IN</sub>			±5	μA
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	—	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	—	0.4	V

Table 43. Timer DC Electrical Characteristics

## 14.2 Timer AC Timing Specifications

Table 44 provides the timer input and output AC timing specifications.

#### Table 44. Timers Input AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Unit
Timers inputs—minimum pulse width	t <sub>TIWID</sub>	20	ns

#### Notes:

1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.

2. Timer inputs and outputs are asynchronous to any visible clock. Timer outputs should be synchronized before use by external synchronous logic. Timer inputs are required to be valid for at least t<sub>TIWID</sub> ns to ensure proper operation.

#### IPIC

## 16 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins.

## **16.1 IPIC DC Electrical Characteristics**

Table 47 provides the DC electrical characteristics for the external interrupt pins.

Table 47. IPIC DC Electrical Characteristics<sup>1</sup>

Characteristic	Symbol	Condition	Min	Мах	Unit	Notes
Input high voltage	V <sub>IH</sub>		2.0	OV <sub>DD</sub> + 0.3	V	
Input low voltage	V <sub>IL</sub>		-0.3	0.8	V	
Input current	I <sub>IN</sub>			±5	μA	
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	_	0.5	V	2
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA		0.4	V	2

#### Notes:

1. This table applies for pins  $\overline{IRQ}[0:7]$ ,  $\overline{IRQ}_{OUT}$ , and  $\overline{MCP}_{OUT}$ .

2.  $\overline{\text{IRQ}_\text{OUT}}$  and  $\overline{\text{MCP}_\text{OUT}}$  are open-drain pins; thus  $\text{V}_\text{OH}$  is not relevant for those pins.

## 16.2 IPIC AC Timing Specifications

Table 48 provides the IPIC input and output AC timing specifications.

#### Table 48. IPIC Input AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Unit
IPIC inputs—minimum pulse width	t <sub>PICWID</sub>	20	ns

#### Notes:

1. Input specifications are measured at the 50 percent level of the IPIC input signals. Timings are measured at the pin.

 IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by external synchronous logic. IPIC inputs must be valid for at least t<sub>PICWID</sub> ns to ensure proper operation in edge triggered mode. SPI

Figure 36 provides the AC test load for the SPI.





Figure 36. SPI AC Test Load

Figure 37 and Figure 38 represent the AC timings from Table 50. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 37 shows the SPI timings in slave mode (external clock).



Note: The clock edge is selectable on SPI.



Figure 38 shows the SPI timings in master mode (internal clock).




Figure 38. SPI AC Timing in Master Mode (Internal Clock) Diagram

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MPH0_D2_VMO_SE0/DR_D10_DPPD	B24	I/O	OV <sub>DD</sub>	
MPH0_D3_SPEED/DR_D11_DMMD	A24	I/O	OV <sub>DD</sub>	
MPH0_D4_DP/DR_D12_VBUS_VLD	D23	I/O	OV <sub>DD</sub>	
MPH0_D5_DM/DR_D13_SESS_END	C23	I/O	OV <sub>DD</sub>	
MPH0_D6_SER_RCV/DR_D14	B23	I/O	OV <sub>DD</sub>	
MPH0_D7_DRVVBUS/DR_D15_IDPULLUP	A23	I/O	OV <sub>DD</sub>	
MPH0_NXT/DR_RX_ACTIVE_ID	D22	I	OV <sub>DD</sub>	
MPH0_DIR_DPPULLUP/DR_RESET	C22	I/O	OV <sub>DD</sub>	
MPH0_STP_SUSPEND/DR_TX_READY	B22	I/O	OV <sub>DD</sub>	
MPH0_PWRFAULT/DR_RX_VALIDH	A22	I	OV <sub>DD</sub>	
MPH0_PCTL0/DR_LINE_STATE0	E21	I/O	OV <sub>DD</sub>	
MPH0_PCTL1/DR_LINE_STATE1	D21	I/O	OV <sub>DD</sub>	
MPH0_CLK/DR_RX_VALID	C21	I	OV <sub>DD</sub>	
Р	rogrammable Interrupt Controller			
MCP_OUT	E8	0	OV <sub>DD</sub>	2
IRQ0/MCP_IN/GPIO2[12]	J28	I/O	OV <sub>DD</sub>	
IRQ[1:5]/GPIO2[13:17]	K25, J25, H26, L24, G27	I/O	OV <sub>DD</sub>	
IRQ[6]/GPIO2[18]/CKSTOP_OUT	G28	I/O	OV <sub>DD</sub>	
IRQ[7]/GPIO2[19]/CKSTOP_IN	J26	I/O	OV <sub>DD</sub>	
	Ethernet Management Interface			
EC_MDC	Y24	0	LV <sub>DD1</sub>	
EC_MDIO	Y25	I/O	LV <sub>DD1</sub>	2
	Gigabit Reference Clock	- 1	1	
EC_GTX_CLK125	Y26	I	LV <sub>DD1</sub>	
Three-Spe	ed Ethernet Controller (Gigabit Ether	net 1)	1	
TSEC1_COL/GPIO2[20]	M26	I/O	OV <sub>DD</sub>	
TSEC1_CRS/GPIO2[21]	U25	I/O	LV <sub>DD1</sub>	
TSEC1_GTX_CLK	V24	0	LV <sub>DD1</sub>	3
TSEC1_RX_CLK	U26	I	LV <sub>DD1</sub>	
TSEC1_RX_DV	U24	I	LV <sub>DD1</sub>	
TSEC1_RX_ER/GPIO2[26]	L28	I/O	OV <sub>DD</sub>	
TSEC1_RXD[7:4]/GPIO2[22:25]	M27, M28, N26, N27	I/O	OV <sub>DD</sub>	
TSEC1_RXD[3:0]	W26, W24, Y28, Y27	I	LV <sub>DD1</sub>	
TSEC1_TX_CLK	N25	I	OV <sub>DD</sub>	

#### Table 52. MPC8347E (PBGA) Pinout Listing (continued)

## 20 Thermal

This section describes the thermal specifications of the MPC8347E.

## 20.1 Thermal Characteristics

Table 61 provides the package thermal characteristics for the  $672 \ 35 \times 35 \ \text{mm}$  TBGA of the MPC8347E.

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection on single-layer board (1s)	R <sub>θJA</sub>	14	°C/W	1, 2
Junction-to-ambient natural convection on four-layer board (2s2p)	R <sub>θJMA</sub>	11	°C/W	1, 3
Junction-to-ambient (@ 200 ft/min) on single-layer board (1s)	R <sub>θJMA</sub>	11	°C/W	1, 3
Junction-to-ambient (@ 200 ft/min) on four-layer board (2s2p)	R <sub>θJMA</sub>	8	°C/W	1, 3
Junction-to-ambient (@ 2 m/s) on single-layer board (1s)	R <sub>θJMA</sub>	9	°C/W	1, 3
Junction-to-ambient (@ 2 m/s) on four-layer board (2s2p)	R <sub>θJMA</sub>	7	°C/W	1, 3
Junction-to-board thermal	R <sub>θJB</sub>	3.8	°C/W	4
Junction-to-case thermal	R <sub>θJC</sub>	1.7	°C/W	5
Junction-to-package natural convection on top	ΨJT	1	°C/W	6

Table 61. Package Thermal Characteristics for TBGA

#### Notes:

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal, 1 m/s is approximately equal to 200 linear feet per minute (LFM).
- 4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

Table 62 provides the package thermal characteristics for the 620  $29 \times 29$  mm PBGA of the MPC8347E.

Table 62. Package Thermal Characteristics for PBGA

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection on single-layer board (1s)	R <sub>θJA</sub>	21	°C/W	1, 2
Junction-to-ambient natural convection on four-layer board (2s2p)	R <sub>θJMA</sub>	15	°C/W	1, 3
Junction-to-ambient (@ 200 ft/min) on single-layer board (1s)	R <sub>θJMA</sub>	17	°C/W	1, 3
Junction-to-ambient (@ 200 ft/min) on four-layer board (2s2p)	R <sub>θJMA</sub>	12	°C/W	1, 3
Junction-to-board thermal	R <sub>θJB</sub>	6	°C/W	4

#### Thermal

required in the heat sink. Minimize the size of the clearance to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)  $T_C$  = case temperature of the package (°C)  $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)  $P_D$  = power dissipation (W)

System Design Information

## 21 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8347E.

## 21.1 System Clocking

The MPC8347E includes two PLLs:

- 1. The platform PLL generates the platform clock from the externally supplied CLKIN input. The frequency ratio between the platform and CLKIN is selected using the platform PLL ratio configuration bits as described in Section 19.1, "System PLL Configuration."
- 2. The e300 core PLL generates the core clock as a slave to the platform clock. The frequency ratio between the e300 core clock and the platform clock is selected using the e300 PLL ratio configuration bits as described in Section 19.2, "Core PLL Configuration."

## 21.2 PLL Power Supply Filtering

Each PLL gets power through independent power supply pins (AV<sub>DD</sub>1, AV<sub>DD</sub>2, respectively). The AV<sub>DD</sub> level should always equal to  $V_{DD}$ , and preferably these voltages are derived directly from  $V_{DD}$  through a low frequency filter scheme.

There are a number of ways to provide power reliably to the PLLs, but the recommended solution is to provide four independent filter circuits as illustrated in Figure 42, one to each of the four  $AV_{DD}$  pins. Independent filters to each PLL reduce the opportunity to cause noise injection from one PLL to the other.

The circuit filters noise in the PLL resonant frequency range from 500 kHz to 10 MHz. It should be built with surface mount capacitors with minimum effective series inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

To minimize noise coupled from nearby circuits, each circuit should be placed as closely as possible to the specific  $AV_{DD}$  pin being supplied. It should be possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of package, without the inductance of vias.

Figure 42 shows the PLL power supply filter circuit.




Figure 42. PLL Power Supply Filter Circuit

#### System Design Information

the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for the output pins.

## 21.7 Pull-Up Resistor Requirements

The MPC8347E requires high resistance pull-up resistors (10 k $\Omega$  is recommended) on open-drain pins, including I<sup>2</sup>C pins, the Ethernet Management MDIO pin, and IPIC interrupt pins.

For more information on required pull-up resistors and the connections required for the JTAG interface, refer to application note AN2931, *PowerQUICC<sup>TM</sup> Design Checklist*.

## 22 Document Revision History

Table 66 provides a revision history of this document.

Table 66. Docum	ent Revision History
-----------------	----------------------

Revision	Date	Substantive Change(s)
11	2/2009	In Section 21.1, "System Clocking," removed "(AVDD1)" and "(AVDD2") from bulleted list. In Section 21.2, "PLL Power Supply Filtering," in the second paragraph, changed "provide five independent filter circuits," and "the five AVDD pins" to provide four independent filter circuits," and "the four AVDD pins."
		In Table 35, removed row for rise time (tl2CR). Removed minimum value of tl2CF. Added note 5 stating that the device does not follow the I2C-BUS Specifications version 2.1 regarding the tl2CF AC
		parameter. In Table 54, corrected the max csb_clk to 266 MHz.
	In Table 60, added PLL configurations 903, 923, A03, A23, and 503 for 533 MHz	
		In Table 35, corrected $t_{LBKHOV}$ parametr to $t_{LBKLOV}$ (output data is driven on falling edge of clock in DLL bypass mode). Similarly, made the same correction to Figure 21, Figure 23, and Figure 24 for output signals.
		Added Figure 1 and Figure 4.
	In Table 9.2, clarified that AC table is for ULPI only.	
	Added footnote 4 to Table 67.	
		In Table 67, updated note 1 to say the following: "For temperature range = C, processor frequency is up to 667(TBGA) with a platform frequency of 333 and limited to 400 (PBGA) with a platform frequency of 266."
	Added footnote 10 and 11 to Table 51 and Table 52.	
	In Table 51, Table 52, updated note 11 to say the following: "SEC1_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net."	
	Added footnote 6 to Table 7.	
	In Table 7, updated the note 6 to say the following: "The Spread spectrum clocking. Is allowed with 1% input frequency down-spread at maximum 50KHz modulation rate regardless of input frequency."	
		In 8.1.1, removed the note "The potential applied to the input of a GMII, MII, TBI, RGMII, or RTBI receiver may exceed the potential of the receiver power supply (that is, a RGMII driver powered from a 3.6 V supply driving VOH into a RGMII receiver powered from a 2.5-V supply). Tolerance for dissimilar RGMII driver and receiver supply potentials is implicit in these specifications."
10	4/2007	In Table 3, "Output Drive Capability," changed the values in the Output Impedance column and added USB to the seventh row.
		In Table 54, "Operating Frequencies for TBGA," added column for 400 MHz. In Section 21.7, "Pull-Up Resistor Requirements," deleted last two paragraphs and after first paragraph, added a new paragraph. Deleted Section 21.8, "JTAG Configuration Signals," and Figure 43, "JTAG Interface Connection."
9	3/2007	In Table 54, "Operating Frequencies for TBGA," in the 'Coherent system bus frequency ( <i>csb_clk</i> )' row, changed the value in the 533 MHz column to 100–333.
		In Table 60, "Suggested PLL Configurations," under the subhead, '33 MHz CLKIN/PCI_CLK Options,' added row A03 between Ref. No. 724 and 804. Under the subhead '66 MHz CLKIN/PCI_CLK Options,' added row 503 between Ref. No. 305 and 404. For Ref. No. 306, changed the CORE PLL value to 0000110.
		In Section 23, "Ordering Information," replaced first paragraph and added a note. In Section 23.1, "Part Numbers Fully Addressed by This Document," replaced first paragraph.