

Welcome to E-XFL.COM

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Active |
| Core Processor | PowerPC e300 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 400MHz |
| Co-Processors/DSP | Security; SEC |
| RAM Controllers | DDR |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (2) |
| SATA | - |
| USB | USB 2.0 + PHY (2) |
| Voltage - I/O | 2.5V, 3.3V |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Security Features | Cryptography, Random Number Generator |
| Package / Case | 672-LBGA |
| Supplier Device Package | 672-TBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8347eczuagdb |

- Programmable field size up to 2048 bits
- Elliptic curve cryptography
- F2m and F(p) modes
- Programmable field size up to 511 bits
- Data encryption standard (DES) execution unit (DEU)
 - DES and 3DES algorithms
 - Two key (K1, K2) or three key (K1, K2, K3) for 3DES
 - ECB and CBC modes for both DES and 3DES
- Advanced encryption standard unit (AESU)
 - Implements the Rijndael symmetric-key cipher
 - Key lengths of 128, 192, and 256 bits
 - ECB, CBC, CCM, and counter (CTR) modes
- ARC four execution unit (AFEU)
 - Stream cipher compatible with the RC4 algorithm
 - 40- to 128-bit programmable key
- Message digest execution unit (MDEU)
 - SHA with 160- or 256-bit message digest
 - MD5 with 128-bit message digest
 - HMAC with either algorithm
- Random number generator (RNG)
- Four crypto-channels, each supporting multi-command descriptor chains
 - Static and/or dynamic assignment of crypto-execution units through an integrated controller
 - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
- Universal serial bus (USB) dual role controller
 - USB on-the-go mode with both device and host functionality
 - Complies with USB specification Rev. 2.0
 - Can operate as a stand-alone USB device
 - One upstream facing port
 - Six programmable USB endpoints
 - Can operate as a stand-alone USB host controller
 - USB root hub with one downstream-facing port
 - Enhanced host controller interface (EHCI) compatible
 - High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
 - External PHY with UTMI, serial and UTMI+ low-pin interface (ULPI)
- Universal serial bus (USB) multi-port host controller
 - Can operate as a stand-alone USB host controller
 - USB root hub with one or two downstream-facing ports

2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8347E. The MPC8347E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

Table 1. Absolute Maximum Ratings¹

| Characteristic | | Symbol | Max Value | Unit | Notes |
|--|--|------------|-----------------------------|------|-------|
| Core supply voltage | | V_{DD} | -0.3 to 1.32 | V | |
| PLL supply voltage | | AV_{DD} | -0.3 to 1.32 | V | |
| DDR DRAM I/O voltage | | GV_{DD} | -0.3 to 3.63 | V | |
| Three-speed Ethernet I/O, MII management voltage | | LV_{DD} | -0.3 to 3.63 | V | |
| PCI, local bus, DUART, system control and power management, I ² C, and JTAG I/O voltage | | OV_{DD} | -0.3 to 3.63 | V | |
| Input voltage | DDR DRAM signals | MV_{IN} | -0.3 to ($GV_{DD} + 0.3$) | V | 2, 5 |
| | DDR DRAM reference | MV_{REF} | -0.3 to ($GV_{DD} + 0.3$) | V | 2, 5 |
| | Three-speed Ethernet signals | LV_{IN} | -0.3 to ($LV_{DD} + 0.3$) | V | 4, 5 |
| | Local bus, DUART, CLKIN, system control and power management, I ² C, and JTAG signals | OV_{IN} | -0.3 to ($OV_{DD} + 0.3$) | V | 3, 5 |
| | PCI | OV_{IN} | -0.3 to ($OV_{DD} + 0.3$) | V | 6 |
| Storage temperature range | | T_{STG} | -55 to 150 | °C | |

Notes:

- ¹ Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- ² **Caution:** MV_{IN} must not exceed GV_{DD} by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- ³ **Caution:** OV_{IN} must not exceed OV_{DD} by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- ⁴ **Caution:** LV_{IN} must not exceed LV_{DD} by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- ⁵ (M,L,O) V_{IN} and MV_{REF} may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- ⁶ OV_{IN} on the PCI interface can overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 3.

5 RESET Initialization

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the MPC8347E.

5.1 RESET DC Electrical Characteristics

Table 8 provides the DC electrical characteristics for the RESET pins of the MPC8347E.

Table 8. RESET Pins DC Electrical Characteristics¹

| Characteristic | Symbol | Condition | Min | Max | Unit |
|----------------------------------|----------|--------------------|------|-----------------|---------|
| Input high voltage | V_{IH} | | 2.0 | $OV_{DD} + 0.3$ | V |
| Input low voltage | V_{IL} | | -0.3 | 0.8 | V |
| Input current | I_{IN} | | | ± 5 | μA |
| Output high voltage ² | V_{OH} | $I_{OH} = -8.0$ mA | 2.4 | — | V |
| Output low voltage | V_{OL} | $I_{OL} = 8.0$ mA | — | 0.5 | V |
| Output low voltage | V_{OL} | $I_{OL} = 3.2$ mA | — | 0.4 | V |

Notes:

1. This table applies for pins $\overline{PORESET}$, \overline{HRESET} , \overline{SRESET} , and $\overline{QUIESCE}$.
2. \overline{HRESET} and \overline{SRESET} are open drain pins, thus V_{OH} is not relevant for those pins.

5.2 RESET AC Electrical Characteristics

Table 9 provides the reset initialization AC timing specifications of the MPC8347E.

Table 9. RESET Initialization Timing Specifications

| Parameter/Condition | Min | Max | Unit | Notes |
|--|-----|-----|---------------------|-------|
| Required assertion time of \overline{HRESET} or \overline{SRESET} (input) to activate reset flow | 32 | — | $t_{PCI_SYNC_IN}$ | 1 |
| Required assertion time of $\overline{PORESET}$ with stable clock applied to CLKIN when the MPC8347E is in PCI host mode | 32 | — | t_{CLKIN} | 2 |
| Required assertion time of $\overline{PORESET}$ with stable clock applied to PCI_SYNC_IN when the MPC8347E is in PCI agent mode | 32 | — | $t_{PCI_SYNC_IN}$ | 1 |
| $\overline{HRESET}/\overline{SRESET}$ assertion (output) | 512 | — | $t_{PCI_SYNC_IN}$ | 1 |
| \overline{HRESET} negation to \overline{SRESET} negation (output) | 16 | — | $t_{PCI_SYNC_IN}$ | 1 |
| Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of $\overline{PORESET}$ when the MPC8347E is in PCI host mode | 4 | — | t_{CLKIN} | 2 |
| Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of $\overline{PORESET}$ when the MPC8347E is in PCI agent mode | 4 | — | $t_{PCI_SYNC_IN}$ | 1 |




Figure 6. DDR AC Test Load

Table 15 shows the DDR SDRAM measurement conditions.

Table 15. DDR SDRAM Measurement Conditions

| Symbol | DDR | Unit | Notes |
|-----------|-----------------------|------|-------|
| V_{TH} | $MV_{REF} \pm 0.31 V$ | V | 1 |
| V_{OUT} | $0.5 \times GV_{DD}$ | V | 2 |

Notes:

1. Data input threshold measurement point.
2. Data output measurement point.

Figure 7 shows the DDR SDRAM output timing diagram for source synchronous mode.




Figure 7. DDR SDRAM Output Timing Diagram for Source Synchronous Mode

Table 16 provides approximate delay information that can be expected for the address and command signals of the DDR controller for various loadings, which can be useful for a system utilizing the DLL. These numbers are the result of simulations for one topology. The delay numbers will strongly depend on the topology used. These delay numbers show the total delay for the address and command to arrive at the DRAM devices. The actual delay could be different than the delays seen in simulation, depending on the system topology. If a heavily loaded system is used, the DLL loop may need to be adjusted to meet setup requirements at the DRAM.

Figure 9 shows the GMII receive AC timing diagram.




Figure 9. GMII Receive AC Timing Diagram

8.2.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

8.2.2.1 MII Transmit AC Timing Specifications

Table 23 provides the MII transmit AC timing specifications.

Table 23. MII Transmit AC Timing Specifications

At recommended operating conditions with V_{DD}/OV_{DD} of $3.3\text{ V} \pm 10\%$.

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit |
|---|---------------------|-----|-----|-----|------|
| TX_CLK clock period 10 Mbps | t_{MTX} | — | 400 | — | ns |
| TX_CLK clock period 100 Mbps | t_{MTX} | — | 40 | — | ns |
| TX_CLK duty cycle | t_{MTXH}/t_{MTX} | 35 | — | 65 | % |
| TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay | t_{MTKHDX} | 1 | 5 | 15 | ns |
| TX_CLK data clock rise $V_{IL}(\text{min})$ to $V_{IH}(\text{max})$ | t_{MTXR} | 1.0 | — | 4.0 | ns |
| TX_CLK data clock fall $V_{IH}(\text{max})$ to $V_{IL}(\text{min})$ | t_{MTXF} | 1.0 | — | 4.0 | ns |

Note:

- The symbols for timing specifications follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, t_{MTKHDX} symbolizes MII transmit timing (MT) for the time t_{MTX} clock reference (K) going high (H) until data outputs (D) are invalid (X). In general, the clock reference symbol is based on two to three letters representing the clock of a particular function. For example, the subscript of t_{MTX} represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 13 shows the TBI transmit AC timing diagram.




Figure 13. TBI Transmit AC Timing Diagram

8.2.3.2 TBI Receive AC Timing Specifications

Table 26 provides the TBI receive AC timing specifications.

Table 26. TBI Receive AC Timing Specifications

At recommended operating conditions with LV_{DD}/OV_{DD} of 3.3 V ± 10%.

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit |
|---|-------------------------------------|-----|------|-----|------|
| PMA_RX_CLK clock period | t _{TRX} | | 16.0 | | ns |
| PMA_RX_CLK skew | t _{SKTRX} | 7.5 | — | 8.5 | ns |
| RX_CLK duty cycle | t _{TRXH} /t _{TRX} | 40 | — | 60 | % |
| RXD[7:0], RX_DV, RX_ER (RCG[9:0]) setup time to rising PMA_RX_CLK | t _{TRDVKH} ² | 2.5 | — | — | ns |
| RXD[7:0], RX_DV, RX_ER (RCG[9:0]) hold time to rising PMA_RX_CLK | t _{TRDXKH} ² | 1.5 | — | — | ns |
| RX_CLK clock rise time V _{IL} (min) to V _{IH} (max) | t _{TRXR} | 0.7 | — | 2.4 | ns |
| RX_CLK clock fall time V _{IH} (max) to V _{IL} (min) | t _{TRXF} | 0.7 | — | 2.4 | ns |

Notes:

- The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{TRDVKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{TRX} clock reference (K) going to the high (H) state or setup time. Also, t_{TRDXKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the t_{TRX} clock reference (K) going to the high (H) state. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t_{TRX} represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript SK followed by the clock that is being skewed (TRX).
- Setup and hold time of even numbered RCG are measured from the riding edge of PMA_RX_CLK1. Setup and hold times of odd-numbered RCG are measured from the riding edge of PMA_RX_CLK0.

9 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8347E.

9.1 USB DC Electrical Characteristics

Table 31 provides the DC electrical characteristics for the USB interface.

Table 31. USB DC Electrical Characteristics

| Parameter | Symbol | Min | Max | Unit |
|--|----------|-----------------|-----------------|---------|
| High-level input voltage | V_{IH} | 2 | $OV_{DD} + 0.3$ | V |
| Low-level input voltage | V_{IL} | -0.3 | 0.8 | V |
| Input current | I_{IN} | — | ± 5 | μA |
| High-level output voltage, $I_{OH} = -100 \mu A$ | V_{OH} | $OV_{DD} - 0.2$ | — | V |
| Low-level output voltage, $I_{OL} = 100 \mu A$ | V_{OL} | — | 0.2 | V |

9.2 USB AC Electrical Specifications

Table 32 describes the general timing parameters of the USB interface of the MPC8347E.

Table 32. USB General Timing Parameters (ULPI Mode Only)

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|--|---------------------|-----|-----|------|-------|
| USB clock cycle time | t_{USCK} | 15 | — | ns | 2-5 |
| Input setup to USB clock—all inputs | t_{USIVKH} | 4 | — | ns | 2-5 |
| Input hold to USB clock—all inputs | t_{USIXKH} | 1 | — | ns | 2-5 |
| USB clock to output valid—all outputs | t_{USKHOV} | — | 7 | ns | 2-5 |
| Output hold from USB clock—all outputs | t_{USKHOX} | 2 | — | ns | 2-5 |

Notes:

- The symbols for timing specifications follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, t_{USIXKH} symbolizes USB timing (US) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, t_{USKHOX} symbolizes USB timing (US) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
- All timings are in reference to USB clock.
- All signals are measured from $OV_{DD}/2$ of the rising edge of the USB clock to $0.4 \times OV_{DD}$ of the signal in question for 3.3 V signaling levels.
- Input timings are measured at the pin.
- For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

10 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8347E.

10.1 Local Bus DC Electrical Characteristics

Table 33 provides the DC electrical characteristics for the local bus interface.

Table 33. Local Bus DC Electrical Characteristics

| Parameter | Symbol | Min | Max | Unit |
|--|----------|-----------------|-----------------|---------|
| High-level input voltage | V_{IH} | 2 | $OV_{DD} + 0.3$ | V |
| Low-level input voltage | V_{IL} | -0.3 | 0.8 | V |
| Input current | I_{IN} | — | ± 5 | μA |
| High-level output voltage, $I_{OH} = -100 \mu A$ | V_{OH} | $OV_{DD} - 0.2$ | — | V |
| Low-level output voltage, $I_{OL} = 100 \mu A$ | V_{OL} | — | 0.2 | V |

10.2 Local Bus AC Electrical Specification

Table 34 and Table 35 describe the general timing parameters of the local bus interface of the MPC8347E.

Table 34. Local Bus General Timing Parameters—DLL On

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|---|---------------------|-----|-----|------|-------|
| Local bus cycle time | t_{LBK} | 7.5 | — | ns | 2 |
| Input setup to local bus clock (except LUPWAIT) | $t_{LBIVKH1}$ | 1.5 | — | ns | 3, 4 |
| LUPWAIT input setup to local bus clock | $t_{LBIVKH2}$ | 2.2 | — | ns | 3, 4 |
| Input hold from local bus clock (except LUPWAIT) | $t_{LBIXKH1}$ | 1.0 | — | ns | 3, 4 |
| LUPWAIT Input hold from local bus clock | $t_{LBIXKH2}$ | 1.0 | — | ns | 3, 4 |
| LALE output fall to LAD output transition (LATCH hold time) | $t_{LBOTOT1}$ | 1.5 | — | ns | 5 |
| LALE output fall to LAD output transition (LATCH hold time) | $t_{LBOTOT2}$ | 3 | — | ns | 6 |
| LALE output fall to LAD output transition (LATCH hold time) | $t_{LBOTOT3}$ | 2.5 | — | ns | 7 |
| Local bus clock to LALE rise | t_{LBKHLR} | — | 4.5 | ns | |
| Local bus clock to output valid (except LAD/LDP and LALE) | $t_{LBKHOV1}$ | — | 4.5 | ns | |
| Local bus clock to data valid for LAD/LDP | $t_{LBKHOV2}$ | — | 4.5 | ns | 3 |
| Local bus clock to address valid for LAD | $t_{LBKHOV3}$ | — | 4.5 | ns | 3 |
| Output hold from local bus clock (except LAD/LDP and LALE) | $t_{LBKHOX1}$ | 1 | — | ns | 3 |

13 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8347E.

13.1 PCI DC Electrical Characteristics

Table 40 provides the DC electrical characteristics for the PCI interface of the MPC8347E.

Table 40. PCI DC Electrical Characteristics

| Parameter | Symbol | Test Condition | Min | Max | Unit |
|---------------------------|----------|--|-----------------|-----------------|---------------|
| High-level input voltage | V_{IH} | $V_{OUT} \geq V_{OH} \text{ (min) or}$ | 2 | $OV_{DD} + 0.3$ | V |
| Low-level input voltage | V_{IL} | $V_{OUT} \leq V_{OL} \text{ (max)}$ | -0.3 | 0.8 | V |
| Input current | I_{IN} | $V_{IN}^1 = 0 \text{ V or } V_{IN} = OV_{DD}$ | — | ± 5 | μA |
| High-level output voltage | V_{OH} | $OV_{DD} = \text{min,}$ $I_{OH} = -100 \mu\text{A}$ | $OV_{DD} - 0.2$ | — | V |
| Low-level output voltage | V_{OL} | $OV_{DD} = \text{min,}$ $I_{OL} = 100 \mu\text{A}$ | — | 0.2 | V |

Note:

1. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 1.

13.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the MPC8347E. Note that the PCI_CLK or PCI_SYNC_IN signal is used as the PCI input clock depending on whether the MPC8347E is configured as a host or agent device. Table 41 provides the PCI AC timing specifications at 66 MHz.

Table 41. PCI AC Timing Specifications at 66 MHz¹

| Parameter | Symbol ² | Min | Max | Unit | Notes |
|--------------------------------|---------------------|-----|-----|------|-------|
| Clock to output valid | t_{PCKHOV} | — | 6.0 | ns | 3 |
| Output hold from clock | t_{PCKHOX} | 1 | — | ns | 3 |
| Clock to output high impedance | t_{PCKHOZ} | — | 14 | ns | 3, 4 |
| Input setup to clock | t_{PCIVKH} | 3.0 | — | ns | 3, 5 |

Figure 36 provides the AC test load for the SPI.





Figure 36. SPI AC Test Load

Figure 37 and Figure 38 represent the AC timings from Table 50. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.


Figure 37 shows the SPI timings in slave mode (external clock).



Note: The clock edge is selectable on SPI.

Figure 37. SPI AC Timing in Slave Mode (External Clock) Diagram

Figure 38 shows the SPI timings in master mode (internal clock).



Note: The clock edge is selectable on SPI.

Figure 38. SPI AC Timing in Master Mode (Internal Clock) Diagram

18.3 Package Parameters for the MPC8347E PBGA

The package parameters are as provided in the following list. The package type is 29 mm × 29 mm, 620 plastic ball grid array (PBGA).

| | |
|-------------------------|--|
| Package outline | 29 mm × 29 mm |
| Interconnects | 620 |
| Pitch | 1.00 mm |
| Module height (maximum) | 2.46 mm |
| Module height (typical) | 2.23 mm |
| Module height (minimum) | 2.00 mm |
| Solder balls | 62 Sn/36 Pb/2 Ag (ZQ package) 95.5 Sn/0.5 Cu/4Ag (VR package) |
| Ball diameter (typical) | 0.60 mm |

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---------------------------------|--|--|--------------------------|-------|
| System Control | | | | |
| $\overline{\text{PORESET}}$ | C18 | I | OV_{DD} | |
| $\overline{\text{HRESET}}$ | B18 | I/O | OV_{DD} | 1 |
| $\overline{\text{SRESET}}$ | D18 | I/O | OV_{DD} | 2 |
| Thermal Management | | | | |
| THERM0 | K32 | I | — | 9 |
| Power and Ground Signals | | | | |
| $\text{AV}_{\text{DD}1}$ | L31 | Power for e300 PLL (1.2 V) | $\text{AV}_{\text{DD}1}$ | |
| $\text{AV}_{\text{DD}2}$ | AP12 | Power for system PLL (1.2 V) | $\text{AV}_{\text{DD}2}$ | |
| $\text{AV}_{\text{DD}3}$ | AE1 | Power for DDR DLL (1.2 V) | $\text{AV}_{\text{DD}3}$ | |
| $\text{AV}_{\text{DD}4}$ | AJ13 | Power for LBIU DLL (1.2 V) | $\text{AV}_{\text{DD}4}$ | |
| GND | A1, A34, C1, C7, C10, C11, C15, C23, C25, C28, D1, D8, D20, D30, E7, E13, E15, E17, E18, E21, E23, E25, E32, F6, F19, F27, F30, F34, G31, H5, J4, J34, K30, L5, M2, M5, M30, M33, N3, N5, P30, R5, R32, T5, T30, U6, U29, U33, V2, V5, V30, W6, W30, Y30, AA2, AA30, AB2, AB6, AB30, AC3, AC6, AD31, AE5, AF2, AF5, AF31, AG30, AG31, AH4, AJ3, AJ19, AJ22, AK7, AK13, AK14, AK16, AK18, AK20, AK25, AK28, AL3, AL5, AL10, AL12, AL22, AL27, AM1, AM6, AM7, AN12, AN17, AN34, AP1, AP8, AP34 | — | — | |
| GV_{DD} | A2, E2, G5, G6, J5, K4, K5, L4, N4, P5, R6, T6, U5, V1, W5, Y5, AA4, AB3, AC4, AD5, AF3, AG5, AH2, AH5, AH6, AJ6, AK6, AK8, AK9, AL6 | Power for DDR DRAM I/O voltage (2.5 V) | GV_{DD} | |
| $\text{LV}_{\text{DD}1}$ | C9, D11 | Power for three-speed Ethernet #1 and for Ethernet management interface I/O (2.5 V, 3.3 V) | $\text{LV}_{\text{DD}1}$ | |

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|----------------------|---|----------|--------------|-------|
| No Connection | | | | |
| NC | W32, AA31, AA32, AA33, AA34, AB31, AB32, AB33, AB34, AC29, AC31, AC33, AC34, AD30, AD32, AD33, AD34, AE29, AE30, AH32, AH33, AH34, AM33, AJ31, AJ32, AJ33, AJ34, AK32, AK33, AK34, AM34, AL33, AL34, AK31, AH30, AC32, AE32, AH31, AL32, AG34, AE33, AF32, AE34, AF34, AF33, AG33, AG32, AL11, AM11, AP10, Y32, Y34, Y31, Y33 | — | — | |

Notes:

1. This pin is an open-drain signal. A weak pull-up resistor (1 k Ω) should be placed on this pin to OV_{DD}.
2. This pin is an open-drain signal. A weak pull-up resistor (2–10 k Ω) should be placed on this pin to OV_{DD}.
3. During reset, this output is actively driven rather than three-stated.
4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
5. This pin should have a weak pull-up if the chip is in PCI host mode. Follow the PCI specifications.
6. This pin must always be tied to GND.
7. This pin must always be pulled up to OV_{DD}.
8. This pin must always be left not connected.
9. Thermal sensitive resistor.
10. It is recommended that MDIC0 be tied to GRD using an 18 Ω resistor and MDIC1 be tied to DDR power using an 18 Ω resistor.
11. TSEC1_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net.

Table 52 provides the pinout listing for the MPC8347E, 620 PBGA package.

Table 52. MPC8347E (PBGA) Pinout Listing

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---|--|----------|------------------|-------|
| PCI | | | | |
| $\overline{\text{PCI1_INTA/IRQ_OUT}}$ | D20 | O | OV _{DD} | 2 |
| $\overline{\text{PCI1_RESET_OUT}}$ | B21 | O | OV _{DD} | |
| PCI1_AD[31:0] | E19, D17, A16, A18, B17, B16, D16, B18, E17, E16, A15, C16, D15, D14, C14, A12, D12, B11, C11, E12, A10, C10, A9, E11, E10, B9, B8, D9, A8, C9, D8, C8 | I/O | OV _{DD} | |
| PCI1_C/ $\overline{\text{BE}}$ [3:0] | A17, A14, A11, B10 | I/O | OV _{DD} | |
| PCI1_PAR | D13 | I/O | OV _{DD} | |
| $\overline{\text{PCI1_FRAME}}$ | B14 | I/O | OV _{DD} | 5 |
| $\overline{\text{PCI1_TRDY}}$ | A13 | I/O | OV _{DD} | 5 |

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|--|--------------------|----------|------------------|-------|
| General Purpose I/O Timers | | | | |
| GPIO1[0]/GTM1_TIN1/GTM2_TIN2 | D27 | I/O | OV _{DD} | |
| GPIO1[1]/GTM1_TGATE1/GTM2_TGATE2 | E26 | I/O | OV _{DD} | |
| GPIO1[2]/GTM1_TOUT1 | D28 | I/O | OV _{DD} | |
| GPIO1[3]/GTM1_TIN2/GTM2_TIN1 | G25 | I/O | OV _{DD} | |
| GPIO1[4]/GTM1_TGATE2/GTM2_TGATE1 | J24 | I/O | OV _{DD} | |
| GPIO1[5]/GTM1_TOUT2/GTM2_TOUT1 | F26 | I/O | OV _{DD} | |
| GPIO1[6]/GTM1_TIN3/GTM2_TIN4 | E27 | I/O | OV _{DD} | |
| GPIO1[7]/GTM1_TGATE3/GTM2_TGATE4 | E28 | I/O | OV _{DD} | |
| GPIO1[8]/GTM1_TOUT3 | H25 | I/O | OV _{DD} | |
| GPIO1[9]/GTM1_TIN4/GTM2_TIN3 | F27 | I/O | OV _{DD} | |
| GPIO1[10]/GTM1_TGATE4/GTM2_TGATE3 | K24 | I/O | OV _{DD} | |
| GPIO1[11]/GTM1_TOUT4/GTM2_TOUT3 | G26 | I/O | OV _{DD} | |
| USB Port 1 | | | | |
| MPH1_D0_ENABLEN/DR_D0_ENABLEN | C28 | I/O | OV _{DD} | |
| MPH1_D1_SER_TXD/DR_D1_SER_TXD | F25 | I/O | OV _{DD} | |
| MPH1_D2_VMO_SE0/DR_D2_VMO_SE0 | B28 | I/O | OV _{DD} | |
| MPH1_D3_SPEED/DR_D3_SPEED | C27 | I/O | OV _{DD} | |
| MPH1_D4_DP/DR_D4_DP | D26 | I/O | OV _{DD} | |
| MPH1_D5_DM/DR_D5_DM | E25 | I/O | OV _{DD} | |
| MPH1_D6_SER_RCV/DR_D6_SER_RCV | C26 | I/O | OV _{DD} | |
| MPH1_D7_DRVVBUS/DR_D7_DRVVBUS | D25 | I/O | OV _{DD} | |
| MPH1_NXT/DR_SESS_VLD_NXT | B26 | I | OV _{DD} | |
| MPH1_DIR_DPPULLUP/ DR_XCVR_SEL_DPPULLUP | E24 | I/O | OV _{DD} | |
| MPH1_STP_SUSPEND/ DR_STP_SUSPEND | A27 | O | OV _{DD} | |
| MPH1_PWRFAULT/ DR_RX_ERROR_PWRFAULT | C25 | I | OV _{DD} | |
| MPH1_PCTL0/DR_TX_VALID_PCTL0 | A26 | O | OV _{DD} | |
| MPH1_PCTL1/DR_TX_VALIDH_PCTL1 | B25 | O | OV _{DD} | |
| MPH1_CLK/DR_CLK | A25 | I | OV _{DD} | |
| USB Port 0 | | | | |
| MPH0_D0_ENABLEN/DR_D8_CHGVBUS | D24 | I/O | OV _{DD} | |
| MPH0_D1_SER_TXD/DR_D9_DCHGVBUS | C24 | I/O | OV _{DD} | |

Table 57. CSB Frequency Options for Host Mode

| CFG_CLKIN_DIV at Reset ¹ | SPMF | csb_clk : Input Clock Ratio ² | Input Clock Frequency (MHz) ² | | | | | |
|--|------|--|--|-----|-------|-------|-----|-----|
| | | | 16.67 | 25 | 33.33 | 66.67 | | |
| | | | csb_clk Frequency (MHz) | | | | | |
| Low | 0010 | 2 : 1 | | | | 133 | | |
| Low | 0011 | 3 : 1 | | | | 100 | 200 | |
| Low | 0100 | 4 : 1 | | | | 100 | 133 | 266 |
| Low | 0101 | 5 : 1 | | | | 125 | 166 | 333 |
| Low | 0110 | 6 : 1 | 100 | 150 | 200 | | | |
| Low | 0111 | 7 : 1 | 116 | 175 | 233 | | | |
| Low | 1000 | 8 : 1 | 133 | 200 | 266 | | | |
| Low | 1001 | 9 : 1 | 150 | 225 | 300 | | | |
| Low | 1010 | 10 : 1 | 166 | 250 | 333 | | | |
| Low | 1011 | 11 : 1 | 183 | 275 | | | | |
| Low | 1100 | 12 : 1 | 200 | 300 | | | | |
| Low | 1101 | 13 : 1 | 216 | 325 | | | | |
| Low | 1110 | 14 : 1 | 233 | | | | | |
| Low | 1111 | 15 : 1 | 250 | | | | | |
| Low | 0000 | 16 : 1 | 266 | | | | | |
| High | 0010 | 2 : 1 | | | | 133 | | |
| High | 0011 | 3 : 1 | | | | 100 | 200 | |
| High | 0100 | 4 : 1 | | | | 133 | 266 | |
| High | 0101 | 5 : 1 | | | | 166 | 333 | |
| High | 0110 | 6 : 1 | | | | 200 | | |
| High | 0111 | 7 : 1 | | | | 233 | | |
| High | 1000 | 8 : 1 | | | | | | |

¹ CFG_CLKIN_DIV selects the ratio between CLKIN and PCI_SYNC_OUT.

² CLKIN is the input clock in host mode; PCI_CLK is the input clock in agent mode.

DDR2 memory may be used at 133 MHz provided that the memory components are specified for operation at this frequency.

Tyco Electronics 800-522-2800
 Chip Coolers™
 P.O. Box 3668
 Harrisburg, PA 17105-3668
 Internet: www.chipcoolers.com

Wakefield Engineering 603-635-5102
 33 Bridge St.
 Pelham, NH 03076
 Internet: www.wakefield.com

Interface material vendors include the following:

Chomerics, Inc. 781-935-4850
 77 Dragon Ct.
 Woburn, MA 01801
 Internet: www.chomerics.com

Dow-Corning Corporation 800-248-2481
 Dow-Corning Electronic Materials
 P.O. Box 994
 Midland, MI 48686-0997
 Internet: www.dowcorning.com

Shin-Etsu MicroSi, Inc. 888-642-7674
 10028 S. 51st St.
 Phoenix, AZ 85044
 Internet: www.microsi.com

The Bergquist Company 800-347-4572
 18930 West 78th St.
 Chanhassen, MN 55317
 Internet: www.bergquistcompany.com

20.3 Heat Sink Attachment

When heat sinks are attached, an interface material is required, preferably thermal grease and a spring clip. The spring clip should connect to the printed-circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces that can lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. The recommended maximum force on the top of the package is 10 lb force (4.5 kg force). Any adhesive attachment should attach to painted or plastic surfaces, and its performance should be verified under the application requirements.

20.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When a heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally

the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for the output pins.

21.7 Pull-Up Resistor Requirements

The MPC8347E requires high resistance pull-up resistors (10 k Ω is recommended) on open-drain pins, including I²C pins, the Ethernet Management MDIO pin, and IPIC interrupt pins.

For more information on required pull-up resistors and the connections required for the JTAG interface, refer to application note AN2931, *PowerQUICC™ Design Checklist*.

22 Document Revision History

Table 66 provides a revision history of this document.

Table 66. Document Revision History

| Revision | Date | Substantive Change(s) |
|----------|--------|--|
| 11 | 2/2009 | <p>In Section 21.1, “System Clocking,” removed “(AVDD1)” and “(AVDD2)” from bulleted list.</p> <p>In Section 21.2, “PLL Power Supply Filtering,” in the second paragraph, changed “provide five independent filter circuits,” and “the five AVDD pins” to provide four independent filter circuits,” and “the four AVDD pins.”</p> <p>In Table 35, removed row for rise time (t_{i2CR}). Removed minimum value of t_{i2CF}. Added note 5 stating that the device does not follow the I2C-BUS Specifications version 2.1 regarding the t_{i2CF} AC parameter.</p> <p>In Table 54, corrected the max csb_clk to 266 MHz.</p> <p>In Table 60, added PLL configurations 903, 923, A03, A23, and 503 for 533 MHz</p> <p>In Table 35, corrected t_{LBKHOV} parametr to t_{LBKLOV} (output data is driven on falling edge of clock in DLL bypass mode). Similarly, made the same correction to Figure 21, Figure 23, and Figure 24 for output signals.</p> <p>Added Figure 1 and Figure 4.</p> <p>In Table 9.2, clarified that AC table is for ULPI only.</p> <p>Added footnote 4 to Table 67.</p> <p>In Table 67, updated note 1 to say the following: “For temperature range = C, processor frequency is up to 667(TBGA) with a platform frequency of 333 and limited to 400 (PBGA) with a platform frequency of 266.”</p> <p>Added footnote 10 and 11 to Table 51 and Table 52.</p> <p>In Table 51, Table 52, updated note 11 to say the following: “SEC1_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net.”</p> <p>Added footnote 6 to Table 7.</p> <p>In Table 7, updated the note 6 to say the following: “The Spread spectrum clocking. Is allowed with 1% input frequency down-spread at maximum 50KHz modulation rate regardless of input frequency.”</p> <p>In 8.1.1, removed the note “The potential applied to the input of a GMII, MII, TBI, RGMII, or RTBI receiver may exceed the potential of the receiver power supply (that is, a RGMII driver powered from a 3.6 V supply driving VOH into a RGMII receiver powered from a 2.5-V supply). Tolerance for dissimilar RGMII driver and receiver supply potentials is implicit in these specifications.”</p> |
| 10 | 4/2007 | <p>In Table 3, “Output Drive Capability,” changed the values in the Output Impedance column and added USB to the seventh row.</p> <p>In Table 54, “Operating Frequencies for TBGA,” added column for 400 MHz.</p> <p>In Section 21.7, “Pull-Up Resistor Requirements,” deleted last two paragraphs and after first paragraph, added a new paragraph.</p> <p>Deleted Section 21.8, “JTAG Configuration Signals,” and Figure 43, “JTAG Interface Connection.”</p> |
| 9 | 3/2007 | <p>In Table 54, “Operating Frequencies for TBGA,” in the ‘Coherent system bus frequency (csb_clk)’ row, changed the value in the 533 MHz column to 100–333.</p> <p>In Table 60, “Suggested PLL Configurations,” under the subhead, ‘33 MHz CLKIN/PCI_CLK Options,’ added row A03 between Ref. No. 724 and 804. Under the subhead ‘66 MHz CLKIN/PCI_CLK Options,’ added row 503 between Ref. No. 305 and 404. For Ref. No. 306, changed the CORE PLL value to 0000110.</p> <p>In Section 23, “Ordering Information,” replaced first paragraph and added a note.</p> <p>In Section 23.1, “Part Numbers Fully Addressed by This Document,” replaced first paragraph.</p> |

Table 66. Document Revision History (continued)

| Revision | Date | Substantive Change(s) |
|-----------------|-------------|---|
| 1 | 4/2005 | Table 1: Addition of note 1 Table 48: Addition of Therm0 (K32) Table 49: Addition of Therm0 (B15) |
| 0 | 4/2005 | Initial release. |

23 Ordering Information

This section presents ordering information for the device discussed in this document, and it shows an example of how the parts are marked.

NOTE

The information in this document is accurate for revision 1.1 silicon and earlier. For information on revision 3.0 silicon and later versions (orderable part numbers ending with A or B), see the *MPC8347EA PowerQUICC™ II Pro Integrated Host Processor Hardware Specifications* (Document Order No. MPC8347EAEC).

23.1 Part Numbers Fully Addressed by This Document

Table 67 shows an analysis of the Freescale part numbering nomenclature for the MPC8347E. The individual part numbers correspond to a maximum processor core frequency. Each part number also contains a revision code that refers to the die mask revision number. For available frequency configuration parts including extended temperatures, refer to the MPC8347E product summary page on our website listed on the back cover of this document or, contact your local Freescale sales office.

Table 67. Part Numbering Nomenclature

| MPC | nnnn | e | t | pp | aa | a | r |
|--------------|-----------------|--------------------------------------|--|--|---|---------------------------------|-----------------------|
| Product Code | Part Identifier | Encryption Acceleration | Temperature ¹ Range | Package ² | Processor Frequency ³ | Platform Frequency | Revision Level |
| MPC | 8347 | Blank = Not included E = included | Blank = 0 to 105°C C = -40 to 105°C | ZU = TBGA VV = PB free TBGA ZQ = PBGA VR = PB Free PBGA | e300 core speed AD = 266 AG = 400 AJ = 533 AL = 667 | D = 266 F = 333 ⁴ | Blank = 1.1 or 1.0 |

Notes:

- For temperature range = C, processor frequency is limited to 400 (PBGA) with a platform frequency of 266 and up to 667(TBGA)with a platform frequency of 333
- See Section 18, "Package and Pin Listings," for more information on available package types.
- Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.
- ALF marked parts support DDR1 up to 333 MHz (at 333 MHz CSB as the 'F' marking implies) and DDR2 up to 400 MHz (at 200 MHz CSB). AJF marked parts support DDR1 and DDR2 up to 333 MHz (at a CSB of 333 MHz), but DDR2 at 400 MHz (CSB at 200 MHz) is NOT guaranteed.

Table 68 shows the SVR settings by device and package type.

Table 68. SVR Settings

| Device | Package | SVR (Rev. 1.0) |
|----------|---------|----------------|
| MPC8347E | TBGA | 8052_0010 |
| MPC8347 | TBGA | 8053_0010 |