E·XFL

NXP USA Inc. - MPC8347EVRAGD Datasheet



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Obsolete
PowerPC e300
1 Core, 32-Bit
400MHz
Security; SEC
DDR
No
-
10/100/1000Mbps (2)
-
USB 2.0 + PHY (2)
2.5V, 3.3V
0°C ~ 105°C (TA)
Cryptography, Random Number Generator
620-BBGA Exposed Pad
620-HBGA (29x29)
https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8347evragd

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Overview

This section provides a high-level overview of the MPC8347E features. Figure 1 shows the major functional units within the MPC8347E.



Figure 1. MPC8347E Block Diagram

Major features of the MPC8347E are as follows:

- Embedded PowerPC e300 processor core; operates at up to 667 MHz
 - High-performance, superscalar processor core
 - Floating-point, integer, load/store, system register, and branch processing units
 - 32-Kbyte instruction cache, 32-Kbyte data cache
 - Lockable portion of L1 cache
 - Dynamic power management
 - Software-compatible with the other Freescale processor families that implement Power Architecture technology
- Double data rate, DDR SDRAM memory controller
 - Programmable timing for DDR-1 SDRAM
 - 32- or 64-bit data interface, up to 333-MHz data rate for TBGA, 266 MHz for PBGA
 - Four banks of memory, each up to 1 Gbyte
 - DRAM chip configurations from 64 Mbit to 1 Gbit with x8/x16 data ports
 - Full error checking and correction (ECC) support
 - Page mode support (up to 16 simultaneous open pages)
 - Contiguous or discontiguous memory mapping
 - Read-modify-write support
 - Sleep mode for self-refresh SDRAM
 - Auto refresh

Clock Input Timing

4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8347E.

4.1 DC Electrical Characteristics

Table 7 provides the clock input (CLKIN/PCI_SYNC_IN) DC timing specifications for the MPC8347E.

Parameter	Condition	Symbol	Min	Мах	Unit
Input high voltage	_	V _{IH}	2.7	OV _{DD} + 0.3	V
Input low voltage	_	V _{IL}	-0.3	0.4	V
CLKIN input current	$0 V \le V_{IN} \le OV_{DD}$	I _{IN}	—	±10	μA
PCI_SYNC_IN input current	$\begin{array}{c} 0 \ V \leq V_{IN} \leq 0.5 \ V \ or \\ OV_{DD} - 0.5 \ V \leq V_{IN} \leq OV_{DD} \end{array}$	I _{IN}	_	±10	μA
PCI_SYNC_IN input current	$0.5 \text{ V} \leq V_{\text{IN}} \leq \text{OV}_{\text{DD}} - 0.5 \text{ V}$	I _{IN}	—	±50	μA

 Table 6. CLKIN DC Timing Specifications

4.2 AC Electrical Characteristics

The primary clock source for the MPC8347E can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Table 7 provides the clock input (CLKIN/PCI_CLK) AC timing specifications for the MPC8347E.

Table 7. CLKIN AC Timing Specifications

Parameter/Condition	Symbol	Min	Typical	Мах	Unit	Notes
CLKIN/PCI_CLK frequency	f_{CLKIN}	—	—	66	MHz	1, 6
CLKIN/PCI_CLK cycle time	t _{CLKIN}	15	—	—	ns	—
CLKIN/PCI_CLK rise and fall time	t _{KH} , t _{KL}	0.6	1.0	2.3	ns	2
CLKIN/PCI_CLK duty cycle	t _{KHK} /t _{CLKIN}	40	—	60	%	3
CLKIN/PCI_CLK jitter	—	—	—	±150	ps	4, 5

Notes:

1. **Caution:** The system, core, USB, security, and TSEC must not exceed their respective maximum or minimum operating frequencies.

2. Rise and fall times for CLKIN/PCI_CLK are measured at 0.4 and 2.7 V.

3. Timing is guaranteed by design and characterization.

4. This represents the total input jitter—short term and long term—and is guaranteed by design.

5. The CLKIN/PCI_CLK driver's closed loop jitter bandwidth should be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.

6. The Spread spectrum clocking. Is allowed with 1% input frequency down-spread at maximum 50KHz modulation rate regardless of input frequency.

Table 14. DDR SDRAM Output AC Timing Specifications for Source Synchronous Mode

At recommended operating conditions with GV_{DD} of 2.5 V ± 5%.

Parameter	Symbol ¹	Min	Мах	Unit	Notes
MCK[n] cycle time, (MCK[n]/MCK[n] crossing)	t _{MCK}	6	10	ns	2
Skew between any MCK to ADDR/CMD 333 MHz 266 MHz 200 MHz	t _{AOSKEW}	1000 1100 1200	200 300 400	ps	3
ADDR/CMD output setup with respect to MCK 333 MHz 266 MHz 200 MHz	t _{DDKHAS}	2.8 3.45 4.6	_	ns	4
ADDR/CMD output hold with respect to MCK 333 MHz 266 MHz 200 MHz	^t DDKHAX	2.0 2.65 3.8	_	ns	4
MCS(n) output setup with respect to MCK 333 MHz 266 MHz 200 MHz	^t DDKHCS	2.8 3.45 4.6	_	ns	4
MCS(n) output hold with respect to MCK 333 MHz 266 MHz 200 MHz	^t DDKHCX	2.0 2.65 3.8	_	ns	4
MCK to MDQS 333 MHz 266 MHz 200 MHz	^t DDKHMH	-0.9 -1.1 -1.2	0.3 0.5 0.6	ns	5
MDQ/MECC/MDM output setup with respect to MDQS 333 MHz 266 MHz 200 MHz	^t DDKHDS, ^t DDKLDS	900 900 1200	_	ps	6
MDQ/MECC/MDM output hold with respect to MDQS 333 MHz 266 MHz 200 MHz	^t ddkhdx, ^t ddkldx	900 900 1200	_	ps	6
MDQS preamble start	t _{DDKHMP}	$-0.25 \times t_{MCK} - 0.9$	$-0.25 \times t_{\text{MCK}} + 0.3$	ns	7



Figure 6. DDR AC Test Load

Table 15 shows the DDR SDRAM measurement conditions.

Table 15. DDR SDRAM Measurement Conditions

Symbol	DDR	Unit	Notes
V _{TH}	MV _{REF} ± 0.31 V	V	1
V _{OUT}	$0.5 imes GV_{DD}$	V	2

Notes:

1. Data input threshold measurement point.

2. Data output measurement point.

Figure 7 shows the DDR SDRAM output timing diagram for source synchronous mode.



Figure 7. DDR SDRAM Output Timing Diagram for Source Synchronous Mode

Table 16 provides approximate delay information that can be expected for the address and command signals of the DDR controller for various loadings, which can be useful for a system utilizing the DLL. These numbers are the result of simulations for one topology. The delay numbers will strongly depend on the topology used. These delay numbers show the total delay for the address and command to arrive at the DRAM devices. The actual delay could be different than the delays seen in simulation, depending on the system topology. If a heavily loaded system is used, the DLL loop may need to be adjusted to meet setup requirements at the DRAM.

DDR SDRAM

Load	Delay	Unit
4 devices (12 pF)	3.0	ns
9 devices (27 pF)	3.6	ns
36 devices (108 pF) + 40 pF compensation capacitor	5.0	ns
36 devices (108 pF) + 80 pF compensation capacitor	5.2	ns

Table 16. Expected Delays for Address/Command

Parameters	Symbol	Cond	itions	Min	Мах	Unit
Supply voltage 2.5 V	LV _{DD}	_		2.37	2.63	V
Output high voltage	V _{OH}	$I_{OH} = -1.0 \text{ mA}$ $LV_{DD} = Min$		2.00	LV _{DD} + 0.3	V
Output low voltage	V _{OL}	$I_{OL} = 1.0 \text{ mA}$ $LV_{DD} = Min$		GND – 0.3	0.40	V
Input high voltage	V _{IH}	—	— LV _{DD} = Min		LV _{DD} + 0.3	V
Input low voltage	V _{IL}	—	LV _{DD} = Min	-0.3	0.70	V
Input high current	I _{IH}	$V_{IN}^{1} = LV_{DD}$		—	10	μA
Input low current	I	V _{IN} ¹ = GND		-15	_	μA

Table 20. RGMII/RTBI (When Operating at 2.5 V) DC Electrical Characteristics

Note:

1. The symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 1 and Table 2.

8.2 GMII, MII, TBI, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for GMII, MII, TBI, RGMII, and RTBI are presented in this section.

8.2.1 GMII Timing Specifications

This section describes the GMII transmit and receive AC timing specifications.

8.2.1.1 GMII Transmit AC Timing Specifications

Table 21 provides the GMII transmit AC timing specifications.

At recommended operating conditions with LV_{DD}/OV_{DD} of 3.3 V ± 10%.

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit
GTX_CLK clock period	t _{GTX}	—	8.0	—	ns
GTX_CLK duty cycle	t _{GTXH} /t _{GTX}	43.75	—	56.25	%
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	^t GTKHDX	0.5	—	5.0	ns
GTX_CLK clock rise time, V _{IL} (min) to V _{IH} (max)	t _{GTXR}	—	—	1.0	ns
GTX_CLK clock fall time, V _{IH} (max) to V _{IL} (min)	t _{GTXF}	—	—	1.0	ns
GTX_CLK125 clock period	t _{G125} 2	—	8.0	—	ns
GTX_CLK125 reference clock duty cycle measured at $LV_{DD}/2$	t _{G125H} /t _{G125}	45	—	55	%

Notes:

1. The symbols for timing specifications follow the pattern t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{GTKHDV} symbolizes GMII transmit timing (GT) with respect to the t_{GTX} clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also, t_{GTKHDX} symbolizes GMII transmit timing (GT) with respect to the t_{GTX} clock reference (K) going to the time date input signals (D) reaching the valid state (V) to state or setup time. Also, t_{GTKHDX} symbolizes GMII transmit timing (GT) with respect to the t_{GTX} clock reference (K) going to the high state (H) relative to the time date input signals (D) going invalid (X) or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t_{GTX} represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2. This symbol represents the external GTX_CLK125 signal and does not follow the original symbol naming convention.

Table 21. GMII Transmit AC Timing Specifications

Figure 9 shows the GMII receive AC timing diagram.



Figure 9. GMII Receive AC Timing Diagram

8.2.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

8.2.2.1 MII Transmit AC Timing Specifications

Table 23 provides the MII transmit AC timing specifications.

Table 23. MII Transmit AC Timing Specifications

At recommended operating conditions with LV_{DD}/OV_{DD} of 3.3 V ± 10%.

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit
TX_CLK clock period 10 Mbps	t _{MTX}	—	400	_	ns
TX_CLK clock period 100 Mbps	t _{MTX}	_	40	_	ns
TX_CLK duty cycle	t _{MTXH} /t _{MTX}	35	—	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t _{MTKHDX}	1	5	15	ns
TX_CLK data clock rise V _{IL} (min) to V _{IH} (max)	t _{MTXR}	1.0	—	4.0	ns
TX_CLK data clock fall $V_{IH}(max)$ to $V_{IL}(min)$	t _{MTXF}	1.0	_	4.0	ns

Note:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{MTKHDX} symbolizes MII transmit timing (MT) for the time t_{MTX} clock reference (K) going high (H) until data outputs (D) are invalid (X). In general, the clock reference symbol is based on two to three letters representing the clock of a particular function. For example, the subscript of t_{MTX} represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

Figure 13 shows the TBI transmit AC timing diagram.



Figure 13. TBI Transmit AC Timing Diagram

8.2.3.2 TBI Receive AC Timing Specifications

Table 26 provides the TBI receive AC timing specifications.

Table 26. TBI Receive AC Timing Specifications

At recommended operating conditions with LV_{DD}/OV_{DD} of 3.3 V ± 10%.

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit
PMA_RX_CLK clock period	t _{TRX}		16.0		ns
PMA_RX_CLK skew	^t sktrx	7.5	—	8.5	ns
RX_CLK duty cycle	t _{TRXH} /t _{TRX}	40	—	60	%
RXD[7:0], RX_DV, RX_ER (RCG[9:0]) setup time to rising PMA_RX_CLK	t _{TRDVKH} ²	2.5	—	—	ns
RXD[7:0], RX_DV, RX_ER (RCG[9:0]) hold time to rising PMA_RX_CLK	t _{TRDXKH} 2	1.5	—	—	ns
RX_CLK clock rise time V _{IL} (min) to V _{IH} (max)	t _{TRXR}	0.7	—	2.4	ns
RX_CLK clock fall time $V_{IH}(max)$ to $V_{IL}(min)$	t _{TRXF}	0.7	_	2.4	ns

Notes:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{TRDVKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{TRX} clock reference (K) going to the high (H) state or setup time. Also, t_{TRDXKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the t_{TRX} clock reference (K) going to the high (H) state. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t_{TRX} represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript SK followed by the clock that is being skewed (TRX).
</sub>

2. Setup and hold time of even numbered RCG are measured from the riding edge of PMA_RX_CLK1. Setup and hold times of odd-numbered RCG are measured from the riding edge of PMA_RX_CLK0.

9 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8347E.

9.1 USB DC Electrical Characteristics

Table 31 provides the DC electrical characteristics for the USB interface.

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V _{IH}	2	OV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current	I _{IN}	—	±5	μA
High-level output voltage, $I_{OH} = -100 \ \mu A$	V _{OH}	OV _{DD} – 0.2	-	V
Low-level output voltage, $I_{OL} = 100 \ \mu A$	V _{OL}	—	0.2	V

Table 31. USB DC Electrical Characteristics

9.2 USB AC Electrical Specifications

Table 32 describes the general timing parameters of the USB interface of the MPC8347E.

Table 32.	USB C	General	Timing	Parameters	(ULPI	Mode	Only)
					\-		

Parameter	Symbol ¹	Min	Мах	Unit	Notes
USB clock cycle time	t _{USCK}	15	-	ns	2–5
Input setup to USB clock—all inputs	t _{USIVKH}	4	-	ns	2–5
Input hold to USB clock—all inputs	t _{USIXKH}	1	-	ns	2–5
USB clock to output valid—all outputs	t _{USKHOV}	—	7	ns	2–5
Output hold from USB clock—all outputs	t _{USKHOX}	2		ns	2–5

Notes:

 The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{USIXKH} symbolizes USB timing (US) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, t_{USKHOX} symbolizes USB timing (US) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
</sub>

2. All timings are in reference to USB clock.

- 3. All signals are measured from $OV_{DD}/2$ of the rising edge of the USB clock to $0.4 \times OV_{DD}$ of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

Table 35. Local Bus Gener	al Timing Parameters—D	LL Bypass ⁹ (continued)

Parameter	Symbol ¹	Min	Мах	Unit	Notes
Local bus clock to output valid	t _{LBKLOV}	_	3	ns	3
Local bus clock to output high impedance for LAD/LDP	t _{LBKHOZ}	—	4	ns	8

Notes:

- The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one (1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
 </sub>
- 2. All timings are in reference to the falling edge of LCLK0 (for all outputs and for LGTA and LUPWAIT inputs) or the rising edge of LCLK0 (for all other inputs).
- 3. All signals are measured from $OV_{DD}/2$ of the rising/falling edge of LCLK0 to $0.4 \times OV_{DD}$ of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. t_{LBOTOT1} should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
- 6. t_{LBOTOT2} should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.the
- 7. t_{LBOTOT3} should be used when RCWH[LALE] is set and when the load on the LALE output pin equals to the load on the LAD output pins.
- 8. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 9. DLL bypass mode is not recommended for use at frequencies above 66 MHz.

Figure 19 provides the AC test load for the local bus.



Figure 19. Local Bus C Test Load

Table 37. JTAG AC Timing Specifications (Independent of CLKIN)¹ (continued)

At recommended operating conditions (see Table 2).

Parameter	Symbol ²	Min	Max	Unit	Notes
Output hold times: Boundary-scan data TDO	^t jtkldx ^t jtklox	2 2		ns	5
JTAG external clock to output high impedance: Boundary-scan data TDO	^t jtkldz ^t jtkloz	2 2	19 9	ns	5, 6

Notes:

- 1. All outputs are measured from the midpoint voltage of the falling/rising edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50 Ω load (see Figure 26). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- 2. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}}
- 3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 4. Non-JTAG signal input timing with respect to t_{TCLK}.
- 5. Non-JTAG signal output timing with respect to t_{TCLK} .
- 6. Guaranteed by design and characterization.

Figure 26 provides the AC test load for TDO and the boundary-scan outputs of the MPC8347E.



Figure 26. AC Test Load for the JTAG Interface

Figure 27 provides the JTAG clock input timing diagram.



Figure 27. JTAG Clock Input Timing Diagram

12 I²C

This section describes the DC and AC electrical characteristics for the I²C interface of the MPC8347E.

12.1 I²C DC Electrical Characteristics

Table 38 provides the DC electrical characteristics for the I²C interface of the MPC8347E.

Table 38. I²C DC Electrical Characteristics

At recommended operating conditions with OV_{DD} of 3.3 V ± 10%.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	V _{IH}	$0.7 imes OV_{DD}$	OV _{DD} + 0.3	V	
Input low voltage level	V _{IL}	-0.3	$0.3\times\text{OV}_{\text{DD}}$	V	
Low level output voltage	V _{OL}	0	$0.2\times\text{OV}_{\text{DD}}$	V	1
Output fall time from $V_{\text{IH}}(\text{min})$ to $V_{\text{IL}}(\text{max})$ with a bus capacitance from 10 to 400 pF	t _{I2KLKV}	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t _{I2KHKL}	0	50	ns	3
Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}$ (max)	IJ	-10	10	μA	4
Capacitance for each I/O pin	CI	—	10	pF	

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2. C_B = capacitance of one bus line in pF.

3. Refer to the MPC8349E Integrated Host Processor Family Reference Manual, for information on the digital filter used.

4. I/O pins obstruct the SDA and SCL lines if $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$ is switched off.

12.2 I²C AC Electrical Specifications

Table 39 provides the AC timing parameters for the I²C interface of the MPC8347E. Note that all values refer to $V_{IH}(min)$ and $V_{IL}(max)$ levels (see Table 38).

Table 39. I²C AC Electrical Specifications

Parameter	Symbol ¹	Min	Max	Unit
SCL clock frequency	f _{I2C}	0	400	kHz
Low period of the SCL clock	t _{I2CL}	1.3	_	μs
High period of the SCL clock	t _{I2CH}	0.6	—	μs
Setup time for a repeated START condition	t _{I2SVKH}	0.6	_	μs
Hold time (repeated) START condition (after this period, the first pulse is generated)	clock t _{I2SXKL}	0.6	—	μs
Data setup time		100	—	ns
Data hold time: CBUS compatible ma I ² C bus de	asters t _{I2DXKL} evices	$\overline{0^2}$	0.9 ³	μs

18.3 Package Parameters for the MPC8347E PBGA

The package parameters are as provided in the following list. The package type is $29 \text{ mm} \times 29 \text{ mm}$, 620 plastic ball grid array (PBGA).

Package outline	$29 \text{ mm} \times 29 \text{ mm}$
Interconnects	620
Pitch	1.00 mm
Module height (maximum)	2.46 mm
Module height (typical)	2.23 mm
Module height (minimum)	2.00 mm
Solder balls	62 Sn/36 Pb/2 Ag (ZQ package)
	95.5 Sn/0.5 Cu/4Ag (VR package)
Ball diameter (typical)	0.60 mm

Package and Pin Listings

18.4 Mechanical Dimensions for the MPC8347E PBGA

Figure 40 shows the mechanical dimensions and bottom surface nomenclature for the MPC8347E, 620-PBGA package.



Notes:

1.All dimensions are in millimeters.

2.Dimensioning and tolerancing per ASME Y14. 5M-1994.

3.Maximum solder ball diameter measured parallel to datum A.

4.Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

Figure 40. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC8347E PBGA

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MPH0_D2_VMO_SE0/DR_D10_DPPD	B24	I/O	OV _{DD}	
MPH0_D3_SPEED/DR_D11_DMMD	A24	I/O	OV _{DD}	
MPH0_D4_DP/DR_D12_VBUS_VLD	D23	I/O	OV _{DD}	
MPH0_D5_DM/DR_D13_SESS_END	C23	I/O	OV _{DD}	
MPH0_D6_SER_RCV/DR_D14	B23	I/O	OV _{DD}	
MPH0_D7_DRVVBUS/DR_D15_IDPULLUP	A23	I/O	OV _{DD}	
MPH0_NXT/DR_RX_ACTIVE_ID	D22	I	OV _{DD}	
MPH0_DIR_DPPULLUP/DR_RESET	C22	I/O	OV _{DD}	
MPH0_STP_SUSPEND/DR_TX_READY	B22	I/O	OV _{DD}	
MPH0_PWRFAULT/DR_RX_VALIDH	A22	I	OV _{DD}	
MPH0_PCTL0/DR_LINE_STATE0	E21	I/O	OV _{DD}	
MPH0_PCTL1/DR_LINE_STATE1	D21	I/O	OV _{DD}	
MPH0_CLK/DR_RX_VALID	C21	I	OV _{DD}	
P	rogrammable Interrupt Controller			
MCP_OUT	E8	0	OV _{DD}	2
IRQ0/MCP_IN/GPIO2[12]	J28	I/O	OV _{DD}	
IRQ[1:5]/GPIO2[13:17]	K25, J25, H26, L24, G27	I/O	OV _{DD}	
IRQ[6]/GPIO2[18]/CKSTOP_OUT	G28	I/O	OV _{DD}	
IRQ[7]/GPIO2[19]/CKSTOP_IN	J26	I/O	OV _{DD}	
	Ethernet Management Interface			
EC_MDC	Y24	0	LV _{DD1}	
EC_MDIO	Y25	I/O	LV _{DD1}	2
	Gigabit Reference Clock			
EC_GTX_CLK125	Y26	I	LV _{DD1}	
Three-Spe	ed Ethernet Controller (Gigabit Ethern	et 1)		
TSEC1_COL/GPIO2[20]	M26	I/O	OV _{DD}	
TSEC1_CRS/GPIO2[21]	U25	I/O	LV _{DD1}	
TSEC1_GTX_CLK	V24	0	LV _{DD1}	3
TSEC1_RX_CLK	U26	I	LV _{DD1}	
TSEC1_RX_DV	U24	I	LV _{DD1}	
TSEC1_RX_ER/GPIO2[26]	L28	I/O	OV _{DD}	
TSEC1_RXD[7:4]/GPIO2[22:25]	M27, M28, N26, N27	I/O	OV _{DD}	
TSEC1_RXD[3:0]	W26, W24, Y28, Y27	I	LV _{DD1}	
TSEC1_TX_CLK	N25	I	OV _{DD}	

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

Table 60.	Suggested	PLL	Configurations
-----------	-----------	-----	----------------

Ref No. ¹	RC	WL	400 MHz Device		/L 400 MHz Device 533 MHz Device		e 533 MHz Device		667 MHz Device		
	SPMF	CORE PLL	Input Clock Freq (MHz) ²	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) ²	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) ²	CSB Freq (MHz)	Core Freq (MHz)
33 MHz CLKIN/PCI_CLK Options											
922	1001	0100010	_	—		—	—	f300	33	300	300
723	0111	0100011	33	233	350	33	233	350	33	233	350
604	0110	0000100	33	200	400	33	200	400	33	200	400
624	0110	0100100	33	200	400	33	200	400	33	200	400
803	1000	0000011	33	266	400	33	266	400	33	266	400
823	1000	0100011	33	266	400	33	266	400	33	266	400
903	1001	0000011			33	300	450	33	300	450	
923	1001	0100011		—		33	300	450	33	300	450
704	0111	0000011	—		33	233	466	33	233	466	
724	0111	0100011	—			33	233	466	33	233	466
A03	1010	0000011		_		33	333	500	33	333	500
804	1000	0000100		_		33	266	533	33	266	533
705	0111	0000101		_				33	233	583	
606	0110	0000110					—		33	200	600
904	1001	0000100		_			_		33	300	600
805	1000	0000101		_			_		33	266	667
A04	1010	0000100		_			_		33	333	667
				66 M	Hz CLKIN	PCI_CLK	Options				
304	0011	0000100	66	200	400	66	200	400	66	200	400
324	0011	0100100	66	200	400	66	200	400	66	200	400
403	0100	0000011	66	266	400	66	266	400	66	266	400
423	0100	0100011	66	266	400	66	266	400	66	266	400
305	0011	0000101				66	200	500	66	200	500
503	0101	0000011		_		66	333	500	66	333	500
404	0100	0000100				66	266	533	66	266	533
306	0011	0000110					_		66	200	600
405	0100	0000101		—			_		66	266	667
504	0101	0000100							66	333	667

¹ The PLL configuration reference number is the hexadecimal representation of RCWL, bits 4–15 associated with the SPMF and COREPLL settings given in the table.

² The input clock is CLKIN for PCI host mode or PCI_CLK for PCI agent mode.

20 Thermal

This section describes the thermal specifications of the MPC8347E.

20.1 Thermal Characteristics

Table 61 provides the package thermal characteristics for the $672 \ 35 \times 35 \ \text{mm}$ TBGA of the MPC8347E.

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection on single-layer board (1s)	R _{θJA}	14	°C/W	1, 2
Junction-to-ambient natural convection on four-layer board (2s2p)	R _{θJMA}	11	°C/W	1, 3
Junction-to-ambient (@ 200 ft/min) on single-layer board (1s)	R _{θJMA}	11	°C/W	1, 3
Junction-to-ambient (@ 200 ft/min) on four-layer board (2s2p)	$R_{ extsf{ heta}JMA}$	8	°C/W	1, 3
Junction-to-ambient (@ 2 m/s) on single-layer board (1s)	R _{θJMA}	9	°C/W	1, 3
Junction-to-ambient (@ 2 m/s) on four-layer board (2s2p)	$R_{ extsf{ heta}JMA}$	7	°C/W	1, 3
Junction-to-board thermal	$R_{ extsf{ heta}JB}$	3.8	°C/W	4
Junction-to-case thermal	$R_{ extsf{ heta}JC}$	1.7	°C/W	5
Junction-to-package natural convection on top	ΨJT	1	°C/W	6

Table 61. Package Thermal Characteristics for TBGA

Notes:

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal, 1 m/s is approximately equal to 200 linear feet per minute (LFM).
- 4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

Table 62 provides the package thermal characteristics for the 620 29×29 mm PBGA of the MPC8347E.

Table 62. Package Thermal Characteristics for PBGA

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection on single-layer board (1s)	R _{θJA}	21	°C/W	1, 2
Junction-to-ambient natural convection on four-layer board (2s2p)	R _{θJMA}	15	°C/W	1, 3
Junction-to-ambient (@ 200 ft/min) on single-layer board (1s)	R _{θJMA}	17	°C/W	1, 3
Junction-to-ambient (@ 200 ft/min) on four-layer board (2s2p)	R _{θJMA}	12	°C/W	1, 3
Junction-to-board thermal	$R_{\theta J B}$	6	°C/W	4

Thermal

Heat Sink Assuming Thermal Grease	Air Flow	29 × 29 mm PBGA
		Thermal Resistance
AAVID $30 \times 30 \times 9.4$ mm pin fin	2 m/s	8.8
AAVID 31 \times 35 \times 23 mm pin fin	Natural convection	11.3
AAVID 31 \times 35 \times 23 mm pin fin	1 m/s	8.1
AAVID 31 \times 35 \times 23 mm pin fin	2 m/s	7.5
Wakefield, $53 \times 53 \times 25$ mm pin fin	Natural convection	9.1
Wakefield, $53 \times 53 \times 25$ mm pin fin	1 m/s	7.1
Wakefield, $53 \times 53 \times 25$ mm pin fin	2 m/s	6.5
MEI, $75 \times 85 \times 12$ no adjacent board, extrusion	Natural convection	10.1
MEI, $75 \times 85 \times 12$ no adjacent board, extrusion	1 m/s	7.7
MEI, $75 \times 85 \times 12$ no adjacent board, extrusion	2 m/s	6.6
MEI, $75 \times 85 \times 12$ mm, adjacent board, 40 mm side bypass	1 m/s	6.9

Table 64. Heat Sink and Thermal Resistance of MPC8347E (PBGA) (continued)

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink vendors include the following list:

Aavid Thermalloy 80 Commercial St. Concord, NH 03301	603-224-9988
Alpha Novatech 473 Sapena Ct. #12 Santa Clara, CA 95054 Internet: www.alphanovatech.com	408-567-8082
International Electronic Research Corporation (IERC) 413 North Moss St. Burbank, CA 91502 Internet: www.ctscorp.com	818-842-7277
Millennium Electronics (MEI) Loroco Sites 671 East Brokaw Road San Jose, CA 95112 Internet: www.mei-thermal.com	408-436-8770

Thermal

required in the heat sink. Minimize the size of the clearance to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \times P_D)$$

where:

 T_J = junction temperature (°C) T_C = case temperature of the package (°C) $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W) P_D = power dissipation (W)

System Design Information

the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for the output pins.

21.7 Pull-Up Resistor Requirements

The MPC8347E requires high resistance pull-up resistors (10 k Ω is recommended) on open-drain pins, including I²C pins, the Ethernet Management MDIO pin, and IPIC interrupt pins.

For more information on required pull-up resistors and the connections required for the JTAG interface, refer to application note AN2931, *PowerQUICCTM Design Checklist*.