



Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Core Processor | PowerPC e300 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 400MHz |
| Co-Processors/DSP | Security; SEC |
| RAM Controllers | DDR |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (2) |
| SATA | - |
| USB | USB 2.0 + PHY (2) |
| Voltage - I/O | 2.5V, 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | Cryptography, Random Number Generator |
| Package / Case | 620-BBGA Exposed Pad |
| Supplier Device Package | 620-HBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8347ezqagdb |

Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8347E for the 3.3-V signals, respectively.




Figure 3. Maximum AC Waveforms on PCI Interface for 3.3-V Signaling

2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Table 3. Output Drive Capability

| Driver Type | Output Impedance (Ω) | Supply Voltage |
|--|-------------------------------|--|
| Local bus interface utilities signals | 40 | $OV_{DD} = 3.3\text{ V}$ |
| PCI signals (not including PCI output clocks) | 25 | |
| PCI output clocks (including PCI_SYNC_OUT) | 40 | |
| DDR signal | 18 | $GV_{DD} = 2.5\text{ V}$ |
| TSEC/10/100 signals | 40 | $LV_{DD} = 2.5/3.3\text{ V}$ |
| DUART, system control, I ² C, JTAG, USB | 40 | $OV_{DD} = 3.3\text{ V}$ |
| GPIO signals | 40 | $OV_{DD} = 3.3\text{ V}$, $LV_{DD} = 2.5/3.3\text{ V}$ |

2.2 Power Sequencing

MPC8347E does not require the core supply voltage and I/O supply voltages to be applied in any particular order. Note that during the power ramp up, before the power supplies are stable, there may be a period of time that I/O pins are actively driven. After the power is stable, as long as $\overline{\text{PORESET}}$ is asserted, most I/O pins are three-stated. To minimize the time that I/O pins are actively driven, it is recommended to apply core voltage before I/O voltage and assert $\overline{\text{PORESET}}$ before the power supplies fully ramp up.

4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8347E.

4.1 DC Electrical Characteristics

Table 7 provides the clock input (CLKIN/PCI_SYNC_IN) DC timing specifications for the MPC8347E.

Table 6. CLKIN DC Timing Specifications

| Parameter | Condition | Symbol | Min | Max | Unit |
|---------------------------|--|----------|------|-----------------|------|
| Input high voltage | — | V_{IH} | 2.7 | $OV_{DD} + 0.3$ | V |
| Input low voltage | — | V_{IL} | −0.3 | 0.4 | V |
| CLKIN input current | $0\text{ V} \leq V_{IN} \leq OV_{DD}$ | I_{IN} | — | ±10 | μA |
| PCI_SYNC_IN input current | $0\text{ V} \leq V_{IN} \leq 0.5\text{ V}$ or $OV_{DD} - 0.5\text{ V} \leq V_{IN} \leq OV_{DD}$ | I_{IN} | — | ±10 | μA |
| PCI_SYNC_IN input current | $0.5\text{ V} \leq V_{IN} \leq OV_{DD} - 0.5\text{ V}$ | I_{IN} | — | ±50 | μA |

4.2 AC Electrical Characteristics

The primary clock source for the MPC8347E can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Table 7 provides the clock input (CLKIN/PCI_CLK) AC timing specifications for the MPC8347E.

Table 7. CLKIN AC Timing Specifications

| Parameter/Condition | Symbol | Min | Typical | Max | Unit | Notes |
|----------------------------------|---------------------|-----|---------|------|------|-------|
| CLKIN/PCI_CLK frequency | f_{CLKIN} | — | — | 66 | MHz | 1, 6 |
| CLKIN/PCI_CLK cycle time | t_{CLKIN} | 15 | — | — | ns | — |
| CLKIN/PCI_CLK rise and fall time | t_{KH}, t_{KL} | 0.6 | 1.0 | 2.3 | ns | 2 |
| CLKIN/PCI_CLK duty cycle | t_{KHK}/t_{CLKIN} | 40 | — | 60 | % | 3 |
| CLKIN/PCI_CLK jitter | — | — | — | ±150 | ps | 4, 5 |

Notes:

- Caution:** The system, core, USB, security, and TSEC must not exceed their respective maximum or minimum operating frequencies.
- Rise and fall times for CLKIN/PCI_CLK are measured at 0.4 and 2.7 V.
- Timing is guaranteed by design and characterization.
- This represents the total input jitter—short term and long term—and is guaranteed by design.
- The CLKIN/PCI_CLK driver's closed loop jitter bandwidth should be <500 kHz at −20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.
- The Spread spectrum clocking. Is allowed with 1% input frequency down-spread at maximum 50KHz modulation rate regardless of input frequency.

Figure 12 shows the MII receive AC timing diagram.




Figure 12. MII Receive AC Timing Diagram

8.2.3 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

8.2.3.1 TBI Transmit AC Timing Specifications

Table 25 provides the TBI transmit AC timing specifications.

Table 25. TBI Transmit AC Timing Specifications

At recommended operating conditions with V_{DD}/OV_{DD} of $3.3\text{ V} \pm 10\%$.

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit |
|---|----------------------|-----|-----|-----|------|
| GTX_CLK clock period | t_{TTX} | — | 8.0 | — | ns |
| GTX_CLK duty cycle | t_{TTXH}/t_{TTX} | 40 | — | 60 | % |
| GTX_CLK to TBI data TXD[7:0], TX_ER, TX_EN delay | t_{TTKHDX} | 1.0 | — | 5.0 | ns |
| GTX_CLK clock rise, $V_{IL}(\text{min})$ to $V_{IH}(\text{max})$ | t_{TTXR} | — | — | 1.0 | ns |
| GTX_CLK clock fall time, $V_{IH}(\text{max})$ to $V_{IL}(\text{min})$ | t_{TTXF} | — | — | 1.0 | ns |
| GTX_CLK125 reference clock period | t_{G125}^2 | — | 8.0 | — | ns |
| GTX_CLK125 reference clock duty cycle | t_{G125H}/t_{G125} | 45 | — | 55 | ns |

Notes:

- The symbols for timing specifications follow the pattern of $t_{\text{(first two letters of functional block)}(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{\text{(first two letters of functional block)}(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, t_{TTKHDX} symbolizes the TBI transmit timing (TT) with respect to the time from t_{TTX} (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t_{TTKHDX} symbolizes the TBI transmit timing (TT) with respect to the time from t_{TTX} (K) going high (H) until the referenced data signals (D) reach the invalid state (X) or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t_{TTX} represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- This symbol represents the external GTX_CLK125 and does not follow the original symbol naming convention

Figure 13 shows the TBI transmit AC timing diagram.




Figure 13. TBI Transmit AC Timing Diagram

8.2.3.2 TBI Receive AC Timing Specifications

Table 26 provides the TBI receive AC timing specifications.

Table 26. TBI Receive AC Timing Specifications

At recommended operating conditions with LV_{DD}/OV_{DD} of $3.3\text{ V} \pm 10\%$.

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit |
|---|---------------------|-----|------|-----|------|
| PMA_RX_CLK clock period | t_{TRX} | | 16.0 | | ns |
| PMA_RX_CLK skew | t_{SKTRX} | 7.5 | — | 8.5 | ns |
| RX_CLK duty cycle | t_{TRXH}/t_{TRX} | 40 | — | 60 | % |
| RXD[7:0], RX_DV, RX_ER (RCG[9:0]) setup time to rising PMA_RX_CLK | t_{TRDVKH}^2 | 2.5 | — | — | ns |
| RXD[7:0], RX_DV, RX_ER (RCG[9:0]) hold time to rising PMA_RX_CLK | t_{TRDXKH}^2 | 1.5 | — | — | ns |
| RX_CLK clock rise time $V_{IL}(\text{min})$ to $V_{IH}(\text{max})$ | t_{TRXR} | 0.7 | — | 2.4 | ns |
| RX_CLK clock fall time $V_{IH}(\text{max})$ to $V_{IL}(\text{min})$ | t_{TRXF} | 0.7 | — | 2.4 | ns |

Notes:

- The symbols for timing specifications follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, t_{TRDVKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{TRX} clock reference (K) going to the high (H) state or setup time. Also, t_{TRDXKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the t_{TRX} clock reference (K) going to the high (H) state. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t_{TRX} represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript SK followed by the clock that is being skewed (TRX).
- Setup and hold time of even numbered RCG are measured from the rising edge of PMA_RX_CLK1. Setup and hold times of odd-numbered RCG are measured from the rising edge of PMA_RX_CLK0.

Figure 14 shows the TBI receive AC timing diagram.




Figure 14. TBI Receive AC Timing Diagram

8.2.4 RGMII and RTBI AC Timing Specifications

Table 27 presents the RGMII and RTBI AC timing specifications.

Table 27. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with V_{DD} of $2.5\text{ V} \pm 5\%$.

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit |
|--|----------------------|------|-----|------|------|
| Data to clock output skew (at transmitter) | t_{SKRGT} | -0.5 | — | 0.5 | ns |
| Data to clock input skew (at receiver) ² | t_{SKRGT} | 1.0 | — | 2.8 | ns |
| Clock cycle duration ³ | t_{RGT} | 7.2 | 8.0 | 8.8 | ns |
| Duty cycle for 1000Base-T ^{4, 5} | t_{RGTH}/t_{RGT} | 45 | 50 | 55 | % |
| Duty cycle for 10BASE-T and 100BASE-TX ^{3, 5} | t_{RGTH}/t_{RGT} | 40 | 50 | 60 | % |
| Rise time (20%–80%) | t_{RGTR} | — | — | 0.75 | ns |
| Fall time (20%–80%) | t_{RGTF} | — | — | 0.75 | ns |
| GTX_CLK125 reference clock period | t_{G12}^6 | — | 8.0 | — | ns |
| GTX_CLK125 reference clock duty cycle | t_{G125H}/t_{G125} | 47 | — | 53 | % |

Notes:

- In general, the clock reference symbol for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t_{RGT} represents the TBI (T) receive (RX) clock. Also, the notation for rise (R) and fall (F) times follows the clock symbol. For symbols representing skews, the subscript is SK followed by the clock being skewed (RGT).
- This implies that PC board design requires clocks to be routed so that an additional trace delay of greater than 1.5 ns is added to the associated clock signal.
- For 10 and 100 Mbps, t_{RGT} scales to $400\text{ ns} \pm 40\text{ ns}$ and $40\text{ ns} \pm 4\text{ ns}$, respectively.
- Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned.
- Duty cycle reference is $V_{DD}/2$.
- This symbol represents the external GTX_CLK125 and does not follow the original symbol naming convention.

10 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8347E.

10.1 Local Bus DC Electrical Characteristics

Table 33 provides the DC electrical characteristics for the local bus interface.

Table 33. Local Bus DC Electrical Characteristics

| Parameter | Symbol | Min | Max | Unit |
|--|----------|-----------------|-----------------|---------|
| High-level input voltage | V_{IH} | 2 | $OV_{DD} + 0.3$ | V |
| Low-level input voltage | V_{IL} | -0.3 | 0.8 | V |
| Input current | I_{IN} | — | ± 5 | μA |
| High-level output voltage, $I_{OH} = -100 \mu A$ | V_{OH} | $OV_{DD} - 0.2$ | — | V |
| Low-level output voltage, $I_{OL} = 100 \mu A$ | V_{OL} | — | 0.2 | V |

10.2 Local Bus AC Electrical Specification

Table 34 and Table 35 describe the general timing parameters of the local bus interface of the MPC8347E.

Table 34. Local Bus General Timing Parameters—DLL On

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|---|---------------------|-----|-----|------|-------|
| Local bus cycle time | t_{LBK} | 7.5 | — | ns | 2 |
| Input setup to local bus clock (except LUPWAIT) | $t_{LBIVKH1}$ | 1.5 | — | ns | 3, 4 |
| LUPWAIT input setup to local bus clock | $t_{LBIVKH2}$ | 2.2 | — | ns | 3, 4 |
| Input hold from local bus clock (except LUPWAIT) | $t_{LBIXKH1}$ | 1.0 | — | ns | 3, 4 |
| LUPWAIT Input hold from local bus clock | $t_{LBIXKH2}$ | 1.0 | — | ns | 3, 4 |
| LALE output fall to LAD output transition (LATCH hold time) | $t_{LBOTOT1}$ | 1.5 | — | ns | 5 |
| LALE output fall to LAD output transition (LATCH hold time) | $t_{LBOTOT2}$ | 3 | — | ns | 6 |
| LALE output fall to LAD output transition (LATCH hold time) | $t_{LBOTOT3}$ | 2.5 | — | ns | 7 |
| Local bus clock to LALE rise | t_{LBKHLR} | — | 4.5 | ns | |
| Local bus clock to output valid (except LAD/LDP and LALE) | $t_{LBKHOV1}$ | — | 4.5 | ns | |
| Local bus clock to data valid for LAD/LDP | $t_{LBKHOV2}$ | — | 4.5 | ns | 3 |
| Local bus clock to address valid for LAD | $t_{LBKHOV3}$ | — | 4.5 | ns | 3 |
| Output hold from local bus clock (except LAD/LDP and LALE) | $t_{LBKHOX1}$ | 1 | — | ns | 3 |

Table 34. Local Bus General Timing Parameters—DLL On (continued)

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|--|----------------------|-----|-----|------|-------|
| Output hold from local bus clock for LAD/LDP | t _{LBKHOX2} | 1 | — | ns | 3 |
| Local bus clock to output high impedance for LAD/LDP | t _{LBKHOZ} | — | 3.8 | ns | 8 |

Notes:

1. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one (1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to the rising edge of LSYNC_IN.
3. All signals are measured from OV_{DD}/2 of the rising edge of LSYNC_IN to 0.4 × OV_{DD} of the signal in question for 3.3 V signaling levels.
4. Input timings are measured at the pin.
5. t_{LBOTOT1} should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
6. t_{LBOTOT2} should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
7. t_{LBOTOT3} should be used when RCWH[LALE] is set and when the load on the LALE output pin equals the load on the LAD output pins.
8. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

Table 35. Local Bus General Timing Parameters—DLL Bypass⁹

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|---|----------------------|-----|-----|------|-------|
| Local bus cycle time | t _{LBK} | 15 | — | ns | 2 |
| Input setup to local bus clock | t _{LBIVKH} | 7 | — | ns | 3, 4 |
| Input hold from local bus clock | t _{LBIXKH} | 1.0 | — | ns | 3, 4 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT1} | 1.5 | — | ns | 5 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT2} | 3 | — | ns | 6 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT3} | 2.5 | — | ns | 7 |

Table 35. Local Bus General Timing Parameters—DLL Bypass⁹ (continued)

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|--|---------------------|-----|-----|------|-------|
| Local bus clock to output valid | t_{LBKLOV} | — | 3 | ns | 3 |
| Local bus clock to output high impedance for LAD/LDP | t_{LBKHOZ} | — | 4 | ns | 8 |

Notes:

1. The symbols for timing specifications follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, $t_{LBIXKH1}$ symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one (1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to the falling edge of LCLK0 (for all outputs and for $\overline{LGT\bar{A}}$ and LUPWAIT inputs) or the rising edge of LCLK0 (for all other inputs).
3. All signals are measured from $OV_{DD}/2$ of the rising/falling edge of LCLK0 to $0.4 \times OV_{DD}$ of the signal in question for 3.3 V signaling levels.
4. Input timings are measured at the pin.
5. $t_{LBOTOT1}$ should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
6. $t_{LBOTOT2}$ should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
7. $t_{LBOTOT3}$ should be used when RCWH[LALE] is set and when the load on the LALE output pin equals to the load on the LAD output pins.
8. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
9. DLL bypass mode is not recommended for use at frequencies above 66 MHz.

Figure 19 provides the AC test load for the local bus.


**Figure 19. Local Bus C Test Load**

Figure 20 through Figure 25 show the local bus signals.




Figure 20. Local Bus Signals, Nonspecial Signals Only (DLL Enabled)




Figure 21. Local Bus Signals, Nonspecial Signals Only (DLL Bypass Mode)

Figure 28 provides the $\overline{\text{TRST}}$ timing diagram.




Figure 28. $\overline{\text{TRST}}$ Timing Diagram

Figure 29 provides the boundary-scan timing diagram.




Figure 29. Boundary-Scan Timing Diagram

Figure 30 provides the test access port timing diagram.




Figure 30. Test Access Port Timing Diagram

Figure 36 provides the AC test load for the SPI.





Figure 36. SPI AC Test Load

Figure 37 and Figure 38 represent the AC timings from Table 50. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.


Figure 37 shows the SPI timings in slave mode (external clock).



Note: The clock edge is selectable on SPI.

Figure 37. SPI AC Timing in Slave Mode (External Clock) Diagram

Figure 38 shows the SPI timings in master mode (internal clock).



Note: The clock edge is selectable on SPI.

Figure 38. SPI AC Timing in Master Mode (Internal Clock) Diagram

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|--|--|----------|------------------|-------|
| MECC[0:4]/MSRCID[0:4] | W4, W3, Y3, AA6, T1 | I/O | GV _{DD} | |
| MECC[5]/MDVAL | U1 | I/O | GV _{DD} | |
| MECC[6:7] | Y1, Y6 | I/O | GV _{DD} | |
| MDM[0:8] | B1, F1, K1, R4, AD4, AJ1, AP3, AP7, Y4 | O | GV _{DD} | |
| MDQS[0:8] | B2, F5, J1, P2, AC1, AJ2, AN4, AL8, W2 | I/O | GV _{DD} | |
| MBA[0:1] | AD1, AA5 | O | GV _{DD} | |
| MA[0:14] | W1, U4, T3, R3, P1, M1, N1, L3, L1, K2, Y2, K3, J3, AP2, AN6 | O | GV _{DD} | |
| $\overline{\text{MWE}}$ | AF1 | O | GV _{DD} | |
| $\overline{\text{MRAS}}$ | AF4 | O | GV _{DD} | |
| $\overline{\text{MCAS}}$ | AG3 | O | GV _{DD} | |
| $\overline{\text{MCS}}$ [0:3] | AG2, AG1, AK1, AL4 | O | GV _{DD} | |
| MCKE[0:1] | H3, G1 | O | GV _{DD} | 3 |
| MCK[0:5] | U2, F4, AM3, V3, F2, AN3 | O | GV _{DD} | |
| $\overline{\text{MCK}}$ [0:5] | U3, E3, AN2, V4, E1, AM4 | O | GV _{DD} | |
| Pins Reserved for Future DDR2 (They should be left unconnected for MPC8347) | | | | |
| MODT[0:3] | AH3, AJ5, AH1, AJ4 | — | — | |
| MBA[2] | H4 | — | — | |
| SPARE1 | AA1 | — | — | 8 |
| SPARE2 | AB1 | — | — | 6 |
| Local Bus Controller Interface | | | | |
| LAD[0:31] | AM13, AP13, AL14, AM14, AN14, AP14, AK15, AJ15, AM15, AN15, AP15, AM16, AL16, AN16, AP16, AL17, AM17, AP17, AK17, AP18, AL18, AM18, AN18, AP19, AN19, AM19, AP20, AK19, AN20, AL20, AP21, AN21 | I/O | OV _{DD} | |
| LDP[0]/CKSTOP_OUT | AM21 | I/O | OV _{DD} | |
| LDP[1]/CKSTOP_IN | AP22 | I/O | OV _{DD} | |
| LDP[2] | AN22 | I/O | OV _{DD} | |
| LDP[3] | AM22 | I/O | OV _{DD} | |
| LA[27:31] | AK21, AP23, AN23, AP24, AK22 | O | OV _{DD} | |
| $\overline{\text{LCS}}$ [0:3] | AN24, AL23, AP25, AN25 | O | OV _{DD} | |
| $\overline{\text{LWE}}$ [0:3]/LSDDQM[0:3]/ $\overline{\text{LBS}}$ [0:3] | AK23, AP26, AL24, AM25 | O | OV _{DD} | |

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---|--------------------|----------|-------------------|-------|
| Gigabit Reference Clock | | | | |
| EC_GTX_CLK125 | C8 | I | LV _{DD1} | |
| Three-Speed Ethernet Controller (Gigabit Ethernet 1) | | | | |
| TSEC1_COL/GPIO2[20] | A17 | I/O | OV _{DD} | |
| TSEC1_CRS/GPIO2[21] | F12 | I/O | LV _{DD1} | |
| TSEC1_GTX_CLK | D10 | O | LV _{DD1} | 3 |
| TSEC1_RX_CLK | A11 | I | LV _{DD1} | |
| TSEC1_RX_DV | B11 | I | LV _{DD1} | |
| TSEC1_RX_ER/GPIO2[26] | B17 | I/O | OV _{DD} | |
| TSEC1_RXD[7:4]/GPIO2[22:25] | B16, D16, E16, F16 | I/O | OV _{DD} | |
| TSEC1_RXD[3:0] | E10, A8, F10, B8 | I | LV _{DD1} | |
| TSEC1_TX_CLK | D17 | I | OV _{DD} | |
| TSEC1_TXD[7:4]/GPIO2[27:30] | A15, B15, A14, B14 | I/O | OV _{DD} | |
| TSEC1_TXD[3:0] | A10, E11, B10, A9 | O | LV _{DD1} | 11 |
| TSEC1_TX_EN | B9 | O | LV _{DD1} | |
| TSEC1_TX_ER/GPIO2[31] | A16 | I/O | OV _{DD} | |
| Three-Speed Ethernet Controller (Gigabit Ethernet 2) | | | | |
| TSEC2_COL/GPIO1[21] | C14 | I/O | OV _{DD} | |
| TSEC2_CRS/GPIO1[22] | D6 | I/O | LV _{DD2} | |
| TSEC2_GTX_CLK | A4 | O | LV _{DD2} | |
| TSEC2_RX_CLK | B4 | I | LV _{DD2} | |
| TSEC2_RX_DV/GPIO1[23] | E6 | I/O | LV _{DD2} | |
| TSEC2_RXD[7:4]/GPIO1[26:29] | A13, B13, C13, A12 | I/O | OV _{DD} | |
| TSEC2_RXD[3:0]/GPIO1[13:16] | D7, A6, E8, B7 | I/O | LV _{DD2} | |
| TSEC2_RX_ER/GPIO1[25] | D14 | I/O | OV _{DD} | |
| TSEC2_TXD[7]/GPIO1[31] | B12 | I/O | OV _{DD} | |
| TSEC2_TXD[6]/DR_XCVR_TERM_SEL | C12 | O | OV _{DD} | |
| TSEC2_TXD[5]/DR_UTMI_OPMODE1 | D12 | O | OV _{DD} | |
| TSEC2_TXD[4]/DR_UTMI_OPMODE0 | E12 | O | OV _{DD} | |
| TSEC2_TXD[3:0]/GPIO1[17:20] | B5, A5, F8, B6 | I/O | LV _{DD2} | |
| TSEC2_TX_ER/GPIO1[24] | F14 | I/O | OV _{DD} | |
| TSEC2_TX_EN/GPIO1[12] | C5 | I/O | LV _{DD2} | 3 |
| TSEC2_TX_CLK/GPIO1[30] | E14 | I/O | OV _{DD} | |

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|----------------------|---|----------|--------------|-------|
| No Connection | | | | |
| NC | W32, AA31, AA32, AA33, AA34, AB31, AB32, AB33, AB34, AC29, AC31, AC33, AC34, AD30, AD32, AD33, AD34, AE29, AE30, AH32, AH33, AH34, AM33, AJ31, AJ32, AJ33, AJ34, AK32, AK33, AK34, AM34, AL33, AL34, AK31, AH30, AC32, AE32, AH31, AL32, AG34, AE33, AF32, AE34, AF34, AF33, AG33, AG32, AL11, AM11, AP10, Y32, Y34, Y31, Y33 | — | — | |

Notes:

1. This pin is an open-drain signal. A weak pull-up resistor (1 k Ω) should be placed on this pin to OV_{DD}.
2. This pin is an open-drain signal. A weak pull-up resistor (2–10 k Ω) should be placed on this pin to OV_{DD}.
3. During reset, this output is actively driven rather than three-stated.
4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
5. This pin should have a weak pull-up if the chip is in PCI host mode. Follow the PCI specifications.
6. This pin must always be tied to GND.
7. This pin must always be pulled up to OV_{DD}.
8. This pin must always be left not connected.
9. Thermal sensitive resistor.
10. It is recommended that MDIC0 be tied to GRD using an 18 Ω resistor and MDIC1 be tied to DDR power using an 18 Ω resistor.
11. TSEC1_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net.

Table 52 provides the pinout listing for the MPC8347E, 620 PBGA package.

Table 52. MPC8347E (PBGA) Pinout Listing

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|-------------------|--|----------|------------------|-------|
| PCI | | | | |
| PCI1_INTA/IRQ_OUT | D20 | O | OV _{DD} | 2 |
| PCI1_RESET_OUT | B21 | O | OV _{DD} | |
| PCI1_AD[31:0] | E19, D17, A16, A18, B17, B16, D16, B18, E17, E16, A15, C16, D15, D14, C14, A12, D12, B11, C11, E12, A10, C10, A9, E11, E10, B9, B8, D9, A8, C9, D8, C8 | I/O | OV _{DD} | |
| PCI1_C/BE[3:0] | A17, A14, A11, B10 | I/O | OV _{DD} | |
| PCI1_PAR | D13 | I/O | OV _{DD} | |
| PCI1_FRAME | B14 | I/O | OV _{DD} | 5 |
| PCI1_TRDY | A13 | I/O | OV _{DD} | 5 |

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|-----------------------------------|---|----------|------------------|-------|
| PCI1_IRDY | E13 | I/O | OV _{DD} | 5 |
| PCI1_STOP | C13 | I/O | OV _{DD} | 5 |
| PCI1_DEVSEL | B13 | I/O | OV _{DD} | 5 |
| PCI1_IDSEL | C17 | I | OV _{DD} | |
| PCI1_SERR | C12 | I/O | OV _{DD} | 5 |
| PCI1_PERR | B12 | I/O | OV _{DD} | 5 |
| PCI1_REQ[0] | A21 | I/O | OV _{DD} | |
| PCI1_REQ[1]/CPCI1_HS_ES | C19 | I | OV _{DD} | |
| PCI1_REQ[2:4] | C18, A19, E20 | I | OV _{DD} | |
| PCI1_GNT0 | B20 | I/O | OV _{DD} | |
| PCI1_GNT1/CPCI1_HS_LED | C20 | O | OV _{DD} | |
| PCI1_GNT2/CPCI1_HS_ENUM | B19 | O | OV _{DD} | |
| PCI1_GNT[3:4] | A20, E18 | O | OV _{DD} | |
| M66EN | L26 | I | OV _{DD} | |
| DDR SDRAM Memory Interface | | | | |
| MDQ[0:63] | AC25, AD27, AD25, AH27, AE28, AD26, AD24, AF27, AF25, AF28, AH24, AG26, AE25, AG25, AH26, AH25, AG22, AH22, AE21, AD19, AE22, AF23, AE19, AG20, AG19, AD17, AE16, AF16, AF18, AG18, AH17, AH16, AG9, AD12, AG7, AE8, AD11, AH9, AH8, AF6, AF8, AE6, AF1, AE4, AG8, AH3, AG3, AG4, AH2, AD7, AB4, AB3, AG1, AD5, AC2, AC1, AC4, AA3, Y4, AA4, AB1, AB2, Y5, Y3 | I/O | GV _{DD} | |
| MECC[0:4]/MSRCID[0:4] | AG13, AE14, AH12, AH10, AE15 | I/O | GV _{DD} | |
| MECC[5]/MDVAL | AH14 | I/O | GV _{DD} | |
| MECC[6:7] | AE13, AH11 | I/O | GV _{DD} | |
| MDM[0:8] | AG28, AG24, AF20, AG17, AE9, AH5, AD1, AA2, AG12 | O | GV _{DD} | |
| MDQS[0:8] | AE27, AE26, AE20, AH18, AG10, AF5, AC3, AA1, AH13 | I/O | GV _{DD} | |
| MBA[0:1] | AF10, AF11 | O | GV _{DD} | |
| MA[0:14] | AF13, AF15, AG16, AD16, AF17, AH20, AH19, AH21, AD18, AG21, AD13, AF21, AF22, AE1, AA5 | O | GV _{DD} | |
| MWE | AD10 | O | GV _{DD} | |
| MRAS | AF7 | O | GV _{DD} | |

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---|------------------------|----------|-------------------|-------|
| TSEC1_TXD[7:4]/GPIO2[27:30] | N28, P25, P26, P27 | I/O | OV _{DD} | |
| TSEC1_TXD[3:0] | V28, V27, V26, W28 | O | LV _{DD1} | 10 |
| TSEC1_TX_EN | W27 | O | LV _{DD1} | |
| TSEC1_TX_ER/GPIO2[31] | N24 | I/O | OV _{DD} | |
| Three-Speed Ethernet Controller (Gigabit Ethernet 2) | | | | |
| TSEC2_COL/GPIO1[21] | P28 | I/O | OV _{DD} | |
| TSEC2_CRS/GPIO1[22] | AC28 | I/O | LV _{DD2} | |
| TSEC2_GTX_CLK | AC27 | O | LV _{DD2} | |
| TSEC2_RX_CLK | AB25 | I | LV _{DD2} | |
| TSEC2_RX_DV/GPIO1[23] | AC26 | I/O | LV _{DD2} | |
| TSEC2_RXD[7:4]/GPIO1[26:29] | R28, T24, T25, T26 | I/O | OV _{DD} | |
| TSEC2_RXD[3:0]/GPIO1[13:16] | AA25, AA26, AA27, AA28 | I/O | LV _{DD2} | |
| TSEC2_RX_ER/GPIO1[25] | R25 | I/O | OV _{DD} | |
| TSEC2_TXD[7]/GPIO1[31] | T27 | I/O | OV _{DD} | |
| TSEC2_TXD[6]/DR_XCVR_TERM_SEL | T28 | O | OV _{DD} | |
| TSEC2_TXD[5]/DR_UTMI_OPMODE1 | U28 | O | OV _{DD} | |
| TSEC2_TXD[4]/DR_UTMI_OPMODE0 | U27 | O | OV _{DD} | |
| TSEC2_TXD[3:0]/GPIO1[17:20] | AB26, AB27, AA24, AB28 | I/O | LV _{DD2} | |
| TSEC2_TX_ER/GPIO1[24] | R27 | I/O | OV _{DD} | |
| TSEC2_TX_EN/GPIO1[12] | AD28 | I/O | LV _{DD2} | 3 |
| TSEC2_TX_CLK/GPIO1[30] | R26 | I/O | OV _{DD} | |
| UART | | | | |
| UART_SOUT[1:2]/MSRCID[0:1]/LSRCID[0:1] | B4, A4 | O | OV _{DD} | |
| UART_SIN[1:2]/MSRCID[2:3]/LSRCID[2:3] | D5, C5 | I/O | OV _{DD} | |
| UART_CTS[1]/MSRCID4/LSRCID4 | B5 | I/O | OV _{DD} | |
| UART_CTS[2]/MDVAL/LDVAL | A5 | I/O | OV _{DD} | |
| UART_RTS[1:2] | D6, C6 | O | OV _{DD} | |
| I²C interface | | | | |
| IIC1_SDA | E5 | I/O | OV _{DD} | 2 |
| IIC1_SCL | A6 | I/O | OV _{DD} | 2 |
| IIC2_SDA | B6 | I/O | OV _{DD} | 2 |
| IIC2_SCL | E7 | I/O | OV _{DD} | 2 |
| SPI | | | | |
| SPIMOSI | D7 | I/O | OV _{DD} | |

As shown in [Figure 41](#), the primary clock input (frequency) is multiplied up by the system phase-locked loop (PLL) and the clock unit to create the coherent system bus clock (*csb_clk*), the internal clock for the DDR controller (*ddr_clk*), and the internal clock for the local bus interface unit (*lbiu_clk*).

The *csb_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

$$csb_clk = \{PCI_SYNC_IN \times (1 + CFG_CLKIN_DIV)\} \times SPMF$$

In PCI host mode, $PCI_SYNC_IN \times (1 + CFG_CLKIN_DIV)$ is the CLKIN frequency.

The *csb_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies the *csb_clk* frequency to create the internal clock for the e300 core (*core_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL), which is loaded at power-on reset or by one of the hard-coded reset options. See the chapter on reset, clocking, and initialization in the *MPC8349E Reference Manual* for more information on the clock subsystem.

The internal *ddr_clk* frequency is determined by the following equation:

$$ddr_clk = csb_clk \times (1 + RCWL[DDRCM])$$

ddr_clk is not the external memory bus frequency; *ddr_clk* passes through the DDR clock divider ($\div 2$) to create the differential DDR memory bus clock outputs (MCK and \overline{MCK}). However, the data rate is the same frequency as *ddr_clk*.

The internal *lbiu_clk* frequency is determined by the following equation:

$$lbiu_clk = csb_clk \times (1 + RCWL[LBIUCM])$$

lbiu_clk is not the external local bus frequency; *lbiu_clk* passes through the LBIU clock divider to create the external local bus clock outputs (LSYNC_OUT and LCLK[0:2]). The LBIU clock divider ratio is controlled by LCCR[CLKDIV].

In addition, some of the internal units may have to be shut off or operate at lower frequency than the *csb_clk* frequency. Those units have a default clock ratio that can be configured by a memory-mapped register after the device exits reset. [Table 53](#) specifies which units have a configurable clock frequency.

Table 53. Configurable Clock Units

| Unit | Default Frequency | Options |
|--------------------------|-------------------|--|
| TSEC1 | <i>csb_clk</i> /3 | Off, <i>csb_clk</i> , <i>csb_clk</i> /2, <i>csb_clk</i> /3 |
| TSEC2, I ² C1 | <i>csb_clk</i> /3 | Off, <i>csb_clk</i> , <i>csb_clk</i> /2, <i>csb_clk</i> /3 |
| Security core | <i>csb_clk</i> /3 | Off, <i>csb_clk</i> , <i>csb_clk</i> /2, <i>csb_clk</i> /3 |
| USB DR, USB MPH | <i>csb_clk</i> /3 | Off, <i>csb_clk</i> , <i>csb_clk</i> /2, <i>csb_clk</i> /3 |
| PCI and DMA complex | <i>csb_clk</i> | Off, <i>csb_clk</i> |

19.1 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. [Table 56](#) shows the multiplication factor encodings for the system PLL.

Table 56. System PLL Multiplication Factors

| RCWL[SPMF] | System PLL Multiplication Factor |
|------------|----------------------------------|
| 0000 | × 16 |
| 0001 | Reserved |
| 0010 | × 2 |
| 0011 | × 3 |
| 0100 | × 4 |
| 0101 | × 5 |
| 0110 | × 6 |
| 0111 | × 7 |
| 1000 | × 8 |
| 1001 | × 9 |
| 1010 | × 10 |
| 1011 | × 11 |
| 1100 | × 12 |
| 1101 | × 13 |
| 1110 | × 14 |
| 1111 | × 15 |

As described in [Section 19, “Clocking,”](#) the LBIUCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the primary clock input (CLKIN or PCI_CLK) and the internal coherent system bus clock (*csb_clk*). [Table 57](#) and [Table 58](#) show the expected frequency values for the CSB frequency for select *csb_clk* to CLKIN/PCI_SYNC_IN ratios.

Table 64. Heat Sink and Thermal Resistance of MPC8347E (PBGA) (continued)

| Heat Sink Assuming Thermal Grease | Air Flow | 29 × 29 mm PBGA |
|---|--------------------|--------------------|
| | | Thermal Resistance |
| AAVID 30 × 30 × 9.4 mm pin fin | 2 m/s | 8.8 |
| AAVID 31 × 35 × 23 mm pin fin | Natural convection | 11.3 |
| AAVID 31 × 35 × 23 mm pin fin | 1 m/s | 8.1 |
| AAVID 31 × 35 × 23 mm pin fin | 2 m/s | 7.5 |
| Wakefield, 53 × 53 × 25 mm pin fin | Natural convection | 9.1 |
| Wakefield, 53 × 53 × 25 mm pin fin | 1 m/s | 7.1 |
| Wakefield, 53 × 53 × 25 mm pin fin | 2 m/s | 6.5 |
| MEI, 75 × 85 × 12 no adjacent board, extrusion | Natural convection | 10.1 |
| MEI, 75 × 85 × 12 no adjacent board, extrusion | 1 m/s | 7.7 |
| MEI, 75 × 85 × 12 no adjacent board, extrusion | 2 m/s | 6.6 |
| MEI, 75 × 85 × 12 mm, adjacent board, 40 mm side bypass | 1 m/s | 6.9 |

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink vendors include the following list:

| | |
|--|--------------|
| Aavid Thermalloy 80 Commercial St. Concord, NH 03301 Internet: www.aavidthermalloy.com | 603-224-9988 |
| Alpha Novatech 473 Sapena Ct. #12 Santa Clara, CA 95054 Internet: www.alphanovatech.com | 408-567-8082 |
| International Electronic Research Corporation (IERC) 413 North Moss St. Burbank, CA 91502 Internet: www.ctscorp.com | 818-842-7277 |
| Millennium Electronics (MEI) Loroco Sites 671 East Brokaw Road San Jose, CA 95112 Internet: www.mei-thermal.com | 408-436-8770 |




Figure 43. Driver Impedance Measurement

Two measurements give the value of this resistance and the strength of the driver current source. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is $V_1 = R_{\text{source}} \times I_{\text{source}}$. Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value R_{term} . The measured voltage is $V_2 = (1/(1/R_1 + 1/R_2)) \times I_{\text{source}}$. Solving for the output impedance gives $R_{\text{source}} = R_{\text{term}} \times (V_1/V_2 - 1)$. The drive current is then $I_{\text{source}} = V_1/R_{\text{source}}$.

Table 65 summarizes the signal impedance targets. The driver impedance are targeted at minimum V_{DD} , nominal OV_{DD} , 105°C.

Table 65. Impedance Characteristics

| Impedance | Local Bus, Ethernet, DUART, Control, Configuration, Power Management | PCI Signals (Not Including PCI Output Clocks) | PCI Output Clocks (Including PCI_SYNC_OUT) | DDR DRAM | Symbol | Unit |
|--------------|--|---|--|-----------|-------------------|----------|
| R_N | 42 Target | 25 Target | 42 Target | 20 Target | Z_0 | Ω |
| R_P | 42 Target | 25 Target | 42 Target | 20 Target | Z_0 | Ω |
| Differential | NA | NA | NA | NA | Z_{DIFF} | Ω |

Note: Nominal supply voltages. See Table 1, $T_j = 105^\circ\text{C}$.

21.6 Configuration Pin Multiplexing

The MPC8347E power-on configuration options can be set through external pull-up or pull-down resistors of 4.7 k Ω on certain output pins (see the customer-visible configuration pins). These pins are used as output only pins in normal operation.

However, while $\overline{\text{HRESET}}$ is asserted, these pins are treated as inputs, and the value on these pins is latched when $\overline{\text{PORESET}}$ deasserts. Then the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with