



Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Core Processor | PowerPC e300 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 667MHz |
| Co-Processors/DSP | Security; SEC |
| RAM Controllers | DDR |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (2) |
| SATA | - |
| USB | USB 2.0 + PHY (2) |
| Voltage - I/O | 2.5V, 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | Cryptography, Random Number Generator |
| Package / Case | 672-LBGA |
| Supplier Device Package | 672-LBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8347ezualfb |

- On-the-fly power management using CKE
- Registered DIMM support
- 2.5-V SSTL2 compatible I/O
- Dual three-speed (10/100/1000) Ethernet controllers (TSECs)
 - Dual controllers designed to comply with IEEE 802.3®, 802.3u®, 802.3x®, 802.3z®, 802.3ac® standards
 - Ethernet physical interfaces:
 - 1000 Mbps IEEE Std. 802.3 GMII/RGMII, IEEE Std. 802.3z TBI/RTBI, full-duplex
 - 10/100 Mbps IEEE Std. 802.3 MII full- and half-duplex
 - Buffer descriptors are backward-compatible with MPC8260 and MPC860T 10/100 programming models
 - 9.6-Kbyte jumbo frame support
 - RMON statistics support
 - Internal 2-Kbyte transmit and 2-Kbyte receive FIFOs per TSEC module
 - MII management interface for control and status
 - Programmable CRC generation and checking
- PCI interface
 - Designed to comply with *PCI Specification Revision 2.2*
 - Data bus width:
 - 32-bit data PCI interface operating at up to 66 MHz
 - PCI 3.3-V compatible
 - PCI host bridge capabilities
 - PCI agent mode on PCI interface
 - PCI-to-memory and memory-to-PCI streaming
 - Memory prefetching of PCI read accesses and support for delayed read transactions
 - Posting of processor-to-PCI and PCI-to-memory writes
 - On-chip arbitration supporting five masters on PCI
 - Accesses to all PCI address spaces
 - Parity supported
 - Selectable hardware-enforced coherency
 - Address translation units for address mapping between host and peripheral
 - Dual address cycle for target
 - Internal configuration registers accessible from PCI
- Security engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, IEEE Std. 802.11i®, iSCSI, and IKE processing. The security engine contains four crypto-channels, a controller, and a set of crypto execution units (EUs):
 - Public key execution unit (PKEU) :
 - RSA and Diffie-Hellman algorithms

2.1.2 Power Supply Voltage Specification

Table 2 provides the recommended operating conditions for the MPC8347E. Note that the values in Table 2 are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

Table 2. Recommended Operating Conditions

| Characteristic | Symbol | Recommended Value | Unit | Notes |
|--|------------|--|------|-------|
| Core supply voltage | V_{DD} | $1.2\text{ V} \pm 60\text{ mV}$ | V | 1 |
| PLL supply voltage | AV_{DD} | $1.2\text{ V} \pm 60\text{ mV}$ | V | 1 |
| DDR DRAM I/O supply voltage | GV_{DD} | $2.5\text{ V} \pm 125\text{ mV}$ | V | |
| Three-speed Ethernet I/O supply voltage | LV_{DD1} | $3.3\text{ V} \pm 330\text{ mV}$ $2.5\text{ V} \pm 125\text{ mV}$ | V | |
| Three-speed Ethernet I/O supply voltage | LV_{DD2} | $3.3\text{ V} \pm 330\text{ mV}$ $2.5\text{ V} \pm 125\text{ mV}$ | V | |
| PCI, local bus, DUART, system control and power management, I ² C, and JTAG I/O voltage | OV_{DD} | $3.3\text{ V} \pm 330\text{ mV}$ | V | |

Note:

¹ GV_{DD} , LV_{DD} , OV_{DD} , AV_{DD} , and V_{DD} must track each other and must vary in the same direction—either in the positive or negative direction.

Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8347E.




Figure 2. Overshoot/Undershoot Voltage for $GV_{DD}/OV_{DD}/LV_{DD}$

6.2 DDR SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM interface.

6.2.1 DDR SDRAM Input AC Timing Specifications

Table 13 provides the input AC timing specifications for the DDR SDRAM interface.

Table 13. DDR SDRAM Input AC Timing Specifications

At recommended operating conditions with GV_{DD} of $2.5\text{ V} \pm 5\%$.

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|--------------|-------------------|-------------------|------|-------|
| AC input low voltage | V_{IL} | — | $MV_{REF} - 0.31$ | V | |
| AC input high voltage | V_{IH} | $MV_{REF} + 0.31$ | $GV_{DD} + 0.3$ | V | |
| MDQS—MDQ/MECC input skew per byte 333 MHz 266 MHz | t_{DISKEW} | — | 750 1125 | ps | 1 |

Note:

- Maximum possible skew between a data strobe ($MDQS[n]$) and any corresponding bit of data ($MDQ[8n + \{0...7\}]$ if $0 \leq n \leq 7$) or ECC ($MECC[\{0...7\}]$ if $n = 8$).

Figure 4 illustrates the DDR input timing diagram showing the t_{DISKEW} timing parameter.




Figure 4. DDR Input Timing Diagram

6.2.2 DDR SDRAM Output AC Timing Specifications

Table 14 and Table 15 provide the output AC timing specifications and measurement conditions for the DDR SDRAM interface.




Figure 6. DDR AC Test Load

Table 15 shows the DDR SDRAM measurement conditions.

Table 15. DDR SDRAM Measurement Conditions

| Symbol | DDR | Unit | Notes |
|-----------|------------------------------|------|-------|
| V_{TH} | $MV_{REF} \pm 0.31\text{ V}$ | V | 1 |
| V_{OUT} | $0.5 \times GV_{DD}$ | V | 2 |

Notes:

1. Data input threshold measurement point.
2. Data output measurement point.

Figure 7 shows the DDR SDRAM output timing diagram for source synchronous mode.




Figure 7. DDR SDRAM Output Timing Diagram for Source Synchronous Mode

Table 16 provides approximate delay information that can be expected for the address and command signals of the DDR controller for various loadings, which can be useful for a system utilizing the DLL. These numbers are the result of simulations for one topology. The delay numbers will strongly depend on the topology used. These delay numbers show the total delay for the address and command to arrive at the DRAM devices. The actual delay could be different than the delays seen in simulation, depending on the system topology. If a heavily loaded system is used, the DLL loop may need to be adjusted to meet setup requirements at the DRAM.

Figure 9 shows the GMII receive AC timing diagram.




Figure 9. GMII Receive AC Timing Diagram

8.2.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

8.2.2.1 MII Transmit AC Timing Specifications

Table 23 provides the MII transmit AC timing specifications.

Table 23. MII Transmit AC Timing Specifications

At recommended operating conditions with V_{DD}/OV_{DD} of $3.3\text{ V} \pm 10\%$.

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit |
|---|---------------------|-----|-----|-----|------|
| TX_CLK clock period 10 Mbps | t_{MTX} | — | 400 | — | ns |
| TX_CLK clock period 100 Mbps | t_{MTX} | — | 40 | — | ns |
| TX_CLK duty cycle | t_{MTXH}/t_{MTX} | 35 | — | 65 | % |
| TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay | t_{MTKHDX} | 1 | 5 | 15 | ns |
| TX_CLK data clock rise $V_{IL}(\text{min})$ to $V_{IH}(\text{max})$ | t_{MTXR} | 1.0 | — | 4.0 | ns |
| TX_CLK data clock fall $V_{IH}(\text{max})$ to $V_{IL}(\text{min})$ | t_{MTXF} | 1.0 | — | 4.0 | ns |

Note:

- The symbols for timing specifications follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, t_{MTKHDX} symbolizes MII transmit timing (MT) for the time t_{MTX} clock reference (K) going high (H) until data outputs (D) are invalid (X). In general, the clock reference symbol is based on two to three letters representing the clock of a particular function. For example, the subscript of t_{MTX} represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 10 shows the MII transmit AC timing diagram.




Figure 10. MII Transmit AC Timing Diagram

8.2.2.2 MII Receive AC Timing Specifications

Table 24 provides the MII receive AC timing specifications.

Table 24. MII Receive AC Timing Specifications

At recommended operating conditions with V_{DD}/OV_{DD} of $3.3\text{ V} \pm 10\%$.

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit |
|---|---------------------|------|-----|-----|------|
| RX_CLK clock period 10 Mbps | t_{MRX} | — | 400 | — | ns |
| RX_CLK clock period 100 Mbps | t_{MRX} | — | 40 | — | ns |
| RX_CLK duty cycle | t_{MRXH}/t_{MRX} | 35 | — | 65 | % |
| RXD[3:0], RX_DV, RX_ER setup time to RX_CLK | t_{MRDVKH} | 10.0 | — | — | ns |
| RXD[3:0], RX_DV, RX_ER hold time to RX_CLK | t_{MRDXKH} | 10.0 | — | — | ns |
| RX_CLK clock rise $V_{IL}(\text{min})$ to $V_{IH}(\text{max})$ | t_{MRXR} | 1.0 | — | 4.0 | ns |
| RX_CLK clock fall time $V_{IH}(\text{max})$ to $V_{IL}(\text{min})$ | t_{MRXF} | 1.0 | — | 4.0 | ns |

Note:

- The symbols for timing specifications follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, t_{MRDVKH} symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MRX} clock reference (K) going to the high (H) state or setup time. Also, t_{MRDXKL} symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{MRX} clock reference (K) going to the low (L) state or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular functional. For example, the subscript of t_{MRX} represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 11 provides the AC test load for TSEC.




Figure 11. TSEC AC Test Load

Figure 15 shows the RBMII and RTBI AC timing and multiplexing diagrams.




Figure 15. RGMII and RTBI AC Timing and Multiplexing Diagrams

12 I²C

This section describes the DC and AC electrical characteristics for the I²C interface of the MPC8347E.

12.1 I²C DC Electrical Characteristics

Table 38 provides the DC electrical characteristics for the I²C interface of the MPC8347E.

Table 38. I²C DC Electrical Characteristics

At recommended operating conditions with OV_{DD} of $3.3\text{ V} \pm 10\%$.

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|--------------|-----------------------|----------------------|---------------|-------|
| Input high voltage level | V_{IH} | $0.7 \times OV_{DD}$ | $OV_{DD} + 0.3$ | V | |
| Input low voltage level | V_{IL} | -0.3 | $0.3 \times OV_{DD}$ | V | |
| Low level output voltage | V_{OL} | 0 | $0.2 \times OV_{DD}$ | V | 1 |
| Output fall time from $V_{IH}(\text{min})$ to $V_{IL}(\text{max})$ with a bus capacitance from 10 to 400 pF | t_{12KLKV} | $20 + 0.1 \times C_B$ | 250 | ns | 2 |
| Pulse width of spikes which must be suppressed by the input filter | t_{12KHKL} | 0 | 50 | ns | 3 |
| Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}(\text{max})$) | I_I | -10 | 10 | μA | 4 |
| Capacitance for each I/O pin | C_I | — | 10 | pF | |

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. C_B = capacitance of one bus line in pF.
3. Refer to the *MPC8349E Integrated Host Processor Family Reference Manual*, for information on the digital filter used.
4. I/O pins obstruct the SDA and SCL lines if OV_{DD} is switched off.

12.2 I²C AC Electrical Specifications

Table 39 provides the AC timing parameters for the I²C interface of the MPC8347E. Note that all values refer to $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ levels (see Table 38).

Table 39. I²C AC Electrical Specifications

| Parameter | Symbol ¹ | Min | Max | Unit |
|--|---------------------|---------------------|-----------------------|---------------|
| SCL clock frequency | f_{I2C} | 0 | 400 | kHz |
| Low period of the SCL clock | t_{I2CL} | 1.3 | — | μs |
| High period of the SCL clock | t_{I2CH} | 0.6 | — | μs |
| Setup time for a repeated START condition | t_{I2SVKH} | 0.6 | — | μs |
| Hold time (repeated) START condition (after this period, the first clock pulse is generated) | t_{I2SXKL} | 0.6 | — | μs |
| Data setup time | t_{I2DVKH} | 100 | — | ns |
| Data hold time: CBUS compatible masters I ² C bus devices | t_{I2DXKL} | — 0 ² | — 0.9 ³ | μs |

Figure 36 provides the AC test load for the SPI.





Figure 36. SPI AC Test Load

Figure 37 and Figure 38 represent the AC timings from Table 50. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.


Figure 37 shows the SPI timings in slave mode (external clock).



Note: The clock edge is selectable on SPI.

Figure 37. SPI AC Timing in Slave Mode (External Clock) Diagram

Figure 38 shows the SPI timings in master mode (internal clock).



Note: The clock edge is selectable on SPI.

Figure 38. SPI AC Timing in Master Mode (Internal Clock) Diagram

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|-------------------|---|--|-------------------|-------|
| AV _{DD3} | AF9 | Power for DDR DLL (1.2 V) | AV _{DD3} | |
| AV _{DD4} | U2 | Power for LBIU DLL (1.2 V) | AV _{DD4} | |
| GND | A2, B1, B2, D10, D18, E6, E14, E22, F9, F12, F15, F18, F21, F24, G5, H6, J23, L4, L6, L12, L13, L14, L15, L16, L17, M11, M12, M13, M14, M15, M16, M17, M18, M23, N11, N12, N13, N14, N15, N16, N17, N18, P6, P11, P12, P13, P14, P15, P16, P17, P18, P24, R5, R11, R12, R13, R14, R15, R16, R17, R18, R23, T11, T12, T13, T14, T15, T16, T17, T18, U6, U11, U12, U13, U14, U15, U16, U17, U18, V12, V13, V14, V15, V16, V17, V23, V25, W4, Y6, AA23, AB24, AC5, AC8, AC11, AC14, AC17, AC20, AD9, AD15, AD21, AE12, AE18, AF3, AF26 | — | — | |
| GV _{DD} | U9, V9, W10, W19, Y11, Y12, Y14, Y15, Y17, Y18, AA6, AB5, AC9, AC12, AC15, AC18, AC21, AC24, AD6, AD8, AD14, AD20, AE5, AE11, AE17, AG2, AG27 | Power for DDR DRAM I/O voltage (2.5 V) | GV _{DD} | |
| LV _{DD1} | U20, W25 | Power for three-speed Ethernet #1 and for Ethernet management interface I/O (2.5 V, 3.3 V) | LV _{DD1} | |
| LV _{DD2} | V20, Y23 | Power for three-speed Ethernet #2 I/O (2.5 V, 3.3 V) | LV _{DD2} | |
| V _{DD} | J11, J12, J15, K10, K11, K12, K13, K14, K15, K16, K17, K18, K19, L10, L11, L18, L19, M10, M19, N10, N19, P9, P10, P19, R10, R19, R20, T10, T19, U10, U19, V10, V11, V18, V19, W11, W12, W13, W14, W15, W16, W17, W18 | Power for core (1.2 V) | V _{DD} | |
| OV _{DD} | B27, D3, D11, D19, E15, E23, F5, F8, F11, F14, F17, F20, G24, H23, H24, J6, J14, J17, J18, K4, L9, L20, L23, L25, M6, M9, M20, P5, P20, P23, R6, R9, R24, U23, V4, V6 | PCI, 10/100 Ethernet, and other standard (3.3 V) | OV _{DD} | |

Table 52. MPC8347E (PBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|----------------------|--------------------|----------|-----------------------|-------|
| MVREF1 | AF19 | I | DDR reference voltage | |
| MVREF2 | AE10 | I | DDR reference voltage | |
| No Connection | | | | |
| NC | V1, V2, V5 | | | |

Notes:

1. This pin is an open-drain signal. A weak pull-up resistor (1 k Ω) should be placed on this pin to OV_{DD}.
2. This pin is an open-drain signal. A weak pull-up resistor (2–10 k Ω) should be placed on this pin to OV_{DD}.
3. During reset, this output is actively driven rather than three-stated.
4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
5. This pin should have a weak pull-up if the chip is in PCI host mode. Follow the PCI specifications.
6. This pin must always be tied to GND.
7. This pin must always be left not connected.
8. Thermal sensitive resistor.
9. It is recommended that MDIC0 be tied to GRD using an 18 Ω resistor and MDIC1 be tied to DDR power using an 18 Ω resistor.
10. TSEC1_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net.

The diagram illustrates the clocking architecture of the MPC8347E. It shows the internal components and how they are connected to external devices and inputs.

Internal Components:

- e300 Core:** Contains the **Core PLL**, which outputs **core_clk**.
- System PLL:** Receives **CLKIN** and provides a reference clock to the **Clock Unit**.
- Clock Unit:** Receives **CFG_CLKIN_DIV** and **CLKIN**. It distributes clocks to:
 - Core PLL:** Provides **csb_clk**.
 - DDR Memory Controller:** Provides **ddr_clk** and **lbiu_clk**.
 - Local Bus Memory Controller:** Provides **csb_clk to Rest of the Device**.
- DDR Clock Div /2:** Takes **ddr_clk** and outputs **MCK[0:5]** and **MCK[0:5]** (with a 6/ symbol).
- LBIU DLL:** Takes **lbiu_clk** and outputs **LCLK[0:2]**, **LSYNC_OUT**, and **LSYNC_IN**.

External Connections:

- DDR Memory Device:** Receives **MCK[0:5]** and **MCK[0:5]**.
- Local Bus Memory Device:** Receives **LCLK[0:2]**, **LSYNC_OUT**, and **LSYNC_IN**.
- PCI Components:**
 - PCI_CLK/PCI_SYNC_IN:** Receives **CLKIN** and **CFG_CLKIN_DIV**.
 - PCI_SYNC_OUT:** Receives **CLKIN** and **CFG_CLKIN_DIV**.
 - PCI Clock Divider:** Takes **CLKIN** and **CFG_CLKIN_DIV** as inputs.
 - PCI_CLK_OUT[0:4]:** Receives **CLKIN** and **CFG_CLKIN_DIV** as inputs.

The primary clock source can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. When the MPC8347E is configured as a PCI host device, CLKIN is its primary input clock. CLKIN feeds the PCI clock divider ($\div 2$) and the multiplexors for PCI_SYNC_OUT and PCI_CLK_OUT. The CFG_CLKIN_DIV configuration input selects whether CLKIN or CLKIN/2 is driven out on the PCI_SYNC_OUT signal. The OCCR[PCICD n] parameters select whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUT n signals.

MPC8347E PowerQUICC™ II Pro Integrated Host Processor Hardware Specifications, Rev. 11

Table 57. CSB Frequency Options for Host Mode

| CFG_CLKIN_DIV at Reset ¹ | SPMF | csb_clk : Input Clock Ratio ² | Input Clock Frequency (MHz) ² | | | | | |
|--|------|--|--|-----|-------|-------|-----|-----|
| | | | 16.67 | 25 | 33.33 | 66.67 | | |
| | | | csb_clk Frequency (MHz) | | | | | |
| Low | 0010 | 2 : 1 | | | | 133 | | |
| Low | 0011 | 3 : 1 | | | | 100 | 200 | |
| Low | 0100 | 4 : 1 | | | | 100 | 133 | 266 |
| Low | 0101 | 5 : 1 | | | | 125 | 166 | 333 |
| Low | 0110 | 6 : 1 | 100 | 150 | 200 | | | |
| Low | 0111 | 7 : 1 | 116 | 175 | 233 | | | |
| Low | 1000 | 8 : 1 | 133 | 200 | 266 | | | |
| Low | 1001 | 9 : 1 | 150 | 225 | 300 | | | |
| Low | 1010 | 10 : 1 | 166 | 250 | 333 | | | |
| Low | 1011 | 11 : 1 | 183 | 275 | | | | |
| Low | 1100 | 12 : 1 | 200 | 300 | | | | |
| Low | 1101 | 13 : 1 | 216 | 325 | | | | |
| Low | 1110 | 14 : 1 | 233 | | | | | |
| Low | 1111 | 15 : 1 | 250 | | | | | |
| Low | 0000 | 16 : 1 | 266 | | | | | |
| High | 0010 | 2 : 1 | | | | | 133 | |
| High | 0011 | 3 : 1 | | | | | 100 | 200 |
| High | 0100 | 4 : 1 | | | | | 133 | 266 |
| High | 0101 | 5 : 1 | | | | | 166 | 333 |
| High | 0110 | 6 : 1 | | | | | 200 | |
| High | 0111 | 7 : 1 | | | | | 233 | |
| High | 1000 | 8 : 1 | | | | | | |

¹ CFG_CLKIN_DIV selects the ratio between CLKIN and PCI_SYNC_OUT.

² CLKIN is the input clock in host mode; PCI_CLK is the input clock in agent mode.
DDR2 memory may be used at 133 MHz provided that the memory components are specified for operation at this frequency.

many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

T_J = junction temperature (°C)

T_A = ambient temperature for the package (°C)

$R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

P_D = power dissipation in the package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

20.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, use the thermal characterization parameter (Ψ_{JT}) to determine the junction temperature and a measure of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

T_J = junction temperature (°C)

T_T = thermocouple temperature on top of package (°C)

Ψ_{JT} = junction-to-ambient thermal resistance (°C/W)

P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per the JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

20.2.4 Heat Sinks and Junction-to-Case Thermal Resistance

Some application environments require a heat sink to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

$R_{\theta JA}$ = junction-to-ambient thermal resistance ($^{\circ}\text{C}/\text{W}$)

$R_{\theta JC}$ = junction-to-case thermal resistance ($^{\circ}\text{C}/\text{W}$)

$R_{\theta CA}$ = case-to-ambient thermal resistance ($^{\circ}\text{C}/\text{W}$)

$R_{\theta JC}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device.

The thermal performance of devices with heat sinks has been simulated with a few commercially available heat sinks. The heat sink choice is determined by the application environment (temperature, air flow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required.

Table 63 and Table 64 show heat sink thermal resistance for TBGA and PBGA of the MPC8347E.

Table 63. Heat Sink and Thermal Resistance of MPC8347E (TBGA)

| Heat Sink Assuming Thermal Grease | Air Flow | 35 × 35 mm TBGA |
|---|--------------------|--------------------|
| | | Thermal Resistance |
| AAVID 30 × 30 × 9.4 mm pin fin | Natural convection | 10 |
| AAVID 30 × 30 × 9.4 mm pin fin | 1 m/s | 6.5 |
| AAVID 30 × 30 × 9.4 mm pin fin | 2 m/s | 5.6 |
| AAVID 31 × 35 × 23 mm pin fin | Natural convection | 8.4 |
| AAVID 31 × 35 × 23 mm pin fin | 1 m/s | 4.7 |
| AAVID 31 × 35 × 23 mm pin fin | 2 m/s | 4 |
| Wakefield, 53 × 53 × 25 mm pin fin | Natural convection | 5.7 |
| Wakefield, 53 × 53 × 25 mm pin fin | 1 m/s | 3.5 |
| Wakefield, 53 × 53 × 25 mm pin fin | 2 m/s | 2.7 |
| MEI, 75 × 85 × 12 no adjacent board, extrusion | Natural convection | 6.7 |
| MEI, 75 × 85 × 12 no adjacent board, extrusion | 1 m/s | 4.1 |
| MEI, 75 × 85 × 12 no adjacent board, extrusion | 2 m/s | 2.8 |
| MEI, 75 × 85 × 12 mm, adjacent board, 40 mm side bypass | 1 m/s | 3.1 |

Table 64. Heat Sink and Thermal Resistance of MPC8347E (PBGA)

| Heat Sink Assuming Thermal Grease | Air Flow | 29 × 29 mm PBGA |
|-----------------------------------|--------------------|--------------------|
| | | Thermal Resistance |
| AAVID 30 × 30 × 9.4 mm pin fin | Natural convection | 13.5 |
| AAVID 30 × 30 × 9.4 mm pin fin | 1 m/s | 9.6 |

21.3 Decoupling Recommendations

Due to large address and data buses and high operating frequencies, the MPC8347E can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8347E system, and the MPC8347E itself requires a clean, tightly regulated source of power. Therefore, the system designer should place at least one decoupling capacitor at each V_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} pin of the MPC8347E. These capacitors should receive their power from separate V_{DD} , OV_{DD} , GV_{DD} , LV_{DD} , and GND power planes in the PCB, with short traces to minimize inductance. Capacitors can be placed directly under the device using a standard escape pattern. Others can surround the part.

These capacitors should have a value of 0.01 or 0.1 μF . Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, distribute several bulk storage capacitors around the PCB, feeding the V_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors are 100–330 μF (AVX TPS tantalum or Sanyo OSCON).

21.4 Connection Recommendations

To ensure reliable operation, connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to OV_{DD} , GV_{DD} , or LV_{DD} as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external V_{DD} , GV_{DD} , LV_{DD} , OV_{DD} , and GND pins of the MPC8347E.

21.5 Output Buffer DC Impedance

The MPC8347E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I^2C).

To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to OV_{DD} or GND. Then the value of each resistor is varied until the pad voltage is $OV_{DD}/2$ (see [Figure 43](#)). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R_P is trimmed until the voltage at the pad equals $OV_{DD}/2$. R_P then becomes the resistance of the pull-up devices. R_P and R_N are designed to be close to each other in value. Then, $Z_0 = (R_P + R_N)/2$.

the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for the output pins.

21.7 Pull-Up Resistor Requirements

The MPC8347E requires high resistance pull-up resistors (10 k Ω is recommended) on open-drain pins, including I²C pins, the Ethernet Management MDIO pin, and IPIC interrupt pins.

For more information on required pull-up resistors and the connections required for the JTAG interface, refer to application note AN2931, *PowerQUICC™ Design Checklist*.

22 Document Revision History

Table 66 provides a revision history of this document.

Table 66. Document Revision History

| Revision | Date | Substantive Change(s) |
|----------|--------|---|
| 11 | 2/2009 | <p>In Section 21.1, "System Clocking," removed "(AVDD1)" and "(AVDD2)" from bulleted list.</p> <p>In Section 21.2, "PLL Power Supply Filtering," in the second paragraph, changed "provide five independent filter circuits," and "the five AVDD pins" to provide four independent filter circuits," and "the four AVDD pins."</p> <p>In Table 35, removed row for rise time (t_{12CR}). Removed minimum value of t_{12CF}. Added note 5 stating that the device does not follow the I2C-BUS Specifications version 2.1 regarding the t_{12CF} AC parameter.</p> <p>In Table 54, corrected the max csb_clk to 266 MHz.</p> <p>In Table 60, added PLL configurations 903, 923, A03, A23, and 503 for 533 MHz</p> <p>In Table 35, corrected t_{LBKHOV} parametr to t_{LBKLOV} (output data is driven on falling edge of clock in DLL bypass mode). Similarly, made the same correction to Figure 21, Figure 23, and Figure 24 for output signals.</p> <p>Added Figure 1 and Figure 4.</p> <p>In Table 9.2, clarified that AC table is for ULPI only.</p> <p>Added footnote 4 to Table 67.</p> <p>In Table 67, updated note 1 to say the following: "For temperature range = C, processor frequency is up to 667(TBGA) with a platform frequency of 333 and limited to 400 (PBGA) with a platform frequency of 266."</p> <p>Added footnote 10 and 11 to Table 51 and Table 52.</p> <p>In Table 51, Table 52, updated note 11 to say the following: "SEC1_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net."</p> <p>Added footnote 6 to Table 7.</p> <p>In Table 7, updated the note 6 to say the following: "The Spread spectrum clocking. Is allowed with 1% input frequency down-spread at maximum 50KHz modulation rate regardless of input frequency."</p> <p>In 8.1.1, removed the note "The potential applied to the input of a GMII, MII, TBI, RGMII, or RTBI receiver may exceed the potential of the receiver power supply (that is, a RGMII driver powered from a 3.6 V supply driving VOH into a RGMII receiver powered from a 2.5-V supply). Tolerance for dissimilar RGMII driver and receiver supply potentials is implicit in these specifications."</p> |
| 10 | 4/2007 | <p>In Table 3, "Output Drive Capability," changed the values in the Output Impedance column and added USB to the seventh row.</p> <p>In Table 54, "Operating Frequencies for TBGA," added column for 400 MHz.</p> <p>In Section 21.7, "Pull-Up Resistor Requirements," deleted last two paragraphs and after first paragraph, added a new paragraph.</p> <p>Deleted Section 21.8, "JTAG Configuration Signals," and Figure 43, "JTAG Interface Connection."</p> |
| 9 | 3/2007 | <p>In Table 54, "Operating Frequencies for TBGA," in the 'Coherent system bus frequency (csb_clk)' row, changed the value in the 533 MHz column to 100–333.</p> <p>In Table 60, "Suggested PLL Configurations," under the subhead, '33 MHz CLKIN/PCI_CLK Options,' added row A03 between Ref. No. 724 and 804. Under the subhead '66 MHz CLKIN/PCI_CLK Options,' added row 503 between Ref. No. 305 and 404. For Ref. No. 306, changed the CORE PLL value to 0000110.</p> <p>In Section 23, "Ordering Information," replaced first paragraph and added a note.</p> <p>In Section 23.1, "Part Numbers Fully Addressed by This Document," replaced first paragraph.</p> |

23 Ordering Information

This section presents ordering information for the device discussed in this document, and it shows an example of how the parts are marked.

NOTE

The information in this document is accurate for revision 1.1 silicon and earlier. For information on revision 3.0 silicon and later versions (orderable part numbers ending with A or B), see the *MPC8347EA PowerQUICC™ II Pro Integrated Host Processor Hardware Specifications* (Document Order No. MPC8347EAEC).

23.1 Part Numbers Fully Addressed by This Document

Table 67 shows an analysis of the Freescale part numbering nomenclature for the MPC8347E. The individual part numbers correspond to a maximum processor core frequency. Each part number also contains a revision code that refers to the die mask revision number. For available frequency configuration parts including extended temperatures, refer to the MPC8347E product summary page on our website listed on the back cover of this document or, contact your local Freescale sales office.

Table 67. Part Numbering Nomenclature

| MPC | nnnn | e | t | pp | aa | a | r |
|--------------|-----------------|--------------------------------------|--|--|---|---------------------------------|--------------------|
| Product Code | Part Identifier | Encryption Acceleration | Temperature ¹ Range | Package ² | Processor Frequency ³ | Platform Frequency | Revision Level |
| MPC | 8347 | Blank = Not included E = included | Blank = 0 to 105°C C = -40 to 105°C | ZU = TBGA VV = PB free TBGA ZQ = PBGA VR = PB Free PBGA | e300 core speed AD = 266 AG = 400 AJ = 533 AL = 667 | D = 266 F = 333 ⁴ | Blank = 1.1 or 1.0 |

Notes:

1. For temperature range = C, processor frequency is limited to 400 (PBGA) with a platform frequency of 266 and up to 667(TBGA)with a platform frequency of 333
2. See [Section 18, "Package and Pin Listings,"](#) for more information on available package types.
3. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.
4. ALF marked parts support DDR1 up to 333 MHz (at 333 MHz CSB as the 'F' marking implies) and DDR2 up to 400 MHz (at 200 MHz CSB). AJF marked parts support DDR1 and DDR2 up to 333 MHz (at a CSB of 333 MHz), but DDR2 at 400 MHz (CSB at 200 MHz) is NOT guaranteed.

Table 68 shows the SVR settings by device and package type.

Table 68. SVR Settings

| Device | Package | SVR (Rev. 1.0) |
|----------|---------|----------------|
| MPC8347E | TBGA | 8052_0010 |
| MPC8347 | TBGA | 8053_0010 |

THIS PAGE INTENTIONALLY LEFT BLANK