

Welcome to [E-XFL.COM](#)

#### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	533MHz
Co-Processors/DSP	-
RAM Controllers	DDR
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	USB 2.0 + PHY (2)
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	672-LBGA
Supplier Device Package	672-LBGA (35x35)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8347vvajdb">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8347vvajdb</a>

Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8347E for the 3.3-V signals, respectively.




Figure 3. Maximum AC Waveforms on PCI Interface for 3.3-V Signaling

### 2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Table 3. Output Drive Capability

Driver Type	Output Impedance ( $\Omega$ )	Supply Voltage
Local bus interface utilities signals	40	$OV_{DD} = 3.3\text{ V}$
PCI signals (not including PCI output clocks)	25	
PCI output clocks (including PCI_SYNC_OUT)	40	
DDR signal	18	$GV_{DD} = 2.5\text{ V}$
TSEC/10/100 signals	40	$LV_{DD} = 2.5/3.3\text{ V}$
DUART, system control, I <sup>2</sup> C, JTAG, USB	40	$OV_{DD} = 3.3\text{ V}$
GPIO signals	40	$OV_{DD} = 3.3\text{ V}$ , $LV_{DD} = 2.5/3.3\text{ V}$

## 2.2 Power Sequencing

MPC8347E does not require the core supply voltage and I/O supply voltages to be applied in any particular order. Note that during the power ramp up, before the power supplies are stable, there may be a period of time that I/O pins are actively driven. After the power is stable, as long as PORESET is asserted, most I/O pins are three-stated. To minimize the time that I/O pins are actively driven, it is recommended to apply core voltage before I/O voltage and assert PORESET before the power supplies fully ramp up.

## 8 Ethernet: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speeds (10/100/1000 Mbps) and MII management.

### 8.1 Three-Speed Ethernet Controller (TSEC)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to the gigabit media independent interface (GMII), the media independent interface (MII), ten-bit interface (TBI), reduced gigabit media independent interface (RGMII), and reduced ten-bit interface (RTBI) signals except management data input/output (MDIO) and management data clock (MDC). The MII, GMII, and TBI interfaces are defined for 3.3 V, and the RGMII and RTBI interfaces are defined for 2.5 V. The RGMII and RTBI interfaces follow the Hewlett-Packard *Reduced Pin-Count Interface for Gigabit Ethernet Physical Layer Device Specification*, Version 1.2a (9/22/2000). The electrical characteristics for MDIO and MDC are specified in [Section 8.3, “Ethernet Management Interface Electrical Characteristics.”](#)

#### 8.1.1 TSEC DC Electrical Characteristics

GMII, MII, TBI, RGMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in [Table 19](#) and [Table 20](#). The RGMII and RTBI signals in [Table 20](#) are based on a 2.5-V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

**Table 19. GMII/TBI and MII DC Electrical Characteristics**

Parameter	Symbol	Conditions		Min	Max	Unit
Supply voltage 3.3 V	$LV_{DD}^2$	—		2.97	3.63	V
Output high voltage	$V_{OH}$	$I_{OH} = -4.0\text{ mA}$	$LV_{DD} = \text{Min}$	2.40	$LV_{DD} + 0.3$	V
Output low voltage	$V_{OL}$	$I_{OL} = 4.0\text{ mA}$	$LV_{DD} = \text{Min}$	GND	0.50	V
Input high voltage	$V_{IH}$	—	—	2.0	$LV_{DD} + 0.3$	V
Input low voltage	$V_{IL}$	—	—	-0.3	0.90	V
Input high current	$I_{IH}$	$V_{IN}^1 = LV_{DD}$		—	40	$\mu A$
Input low current	$I_{IL}$	$V_{IN}^1 = GND$		-600	—	$\mu A$

**Notes:**

1. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in [Table 1](#) and [Table 2](#).
2. GMII/MII pins not needed for RGMII or RTBI operation are powered by the  $OV_{DD}$  supply.

Figure 12 shows the MII receive AC timing diagram.




Figure 12. MII Receive AC Timing Diagram

### 8.2.3 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

#### 8.2.3.1 TBI Transmit AC Timing Specifications

Table 25 provides the TBI transmit AC timing specifications.

Table 25. TBI Transmit AC Timing Specifications

At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit
GTX_CLK clock period	$t_{TTX}$	—	8.0	—	ns
GTX_CLK duty cycle	$t_{TTXH}/t_{TTX}$	40	—	60	%
GTX_CLK to TBI data TXD[7:0], TX_ER, TX_EN delay	$t_{TTKHDX}$	1.0	—	5.0	ns
GTX_CLK clock rise, $V_{IL}(\text{min})$ to $V_{IH}(\text{max})$	$t_{TTXR}$	—	—	1.0	ns
GTX_CLK clock fall time, $V_{IH}(\text{max})$ to $V_{IL}(\text{min})$	$t_{TTXF}$	—	—	1.0	ns
GTX_CLK125 reference clock period	$t_{G125}$ <sup>2</sup>	—	8.0	—	ns
GTX_CLK125 reference clock duty cycle	$t_{G125H}/t_{G125}$	45	—	55	ns

**Notes:**

- The symbols for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{TTKHDV}$  symbolizes the TBI transmit timing (TT) with respect to the time from  $t_{TTX}$  (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also,  $t_{TTKHDX}$  symbolizes the TBI transmit timing (TT) with respect to the time from  $t_{TTX}$  (K) going high (H) until the referenced data signals (D) reach the invalid state (X) or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of  $t_{TTX}$  represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- This symbol represents the external GTX\_CLK125 and does not follow the original symbol naming convention

## 8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to the MII management interface signals management data input/output (MDIO) and management data clock (MDC). The electrical characteristics for GMII, RGMII, TBI and RTBI are specified in [Section 8.1, “Three-Speed Ethernet Controller \(TSEC\)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics.”](#)

### 8.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 2.5 or 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in [Table 28](#) and [Table 29](#).

**Table 28. MII Management DC Electrical Characteristics Powered at 2.5 V**

Parameter	Symbol	Conditions		Min	Max	Unit
Supply voltage (2.5 V)	$LV_{DD}$	—		2.37	2.63	V
Output high voltage	$V_{OH}$	$I_{OH} = -1.0 \text{ mA}$	$LV_{DD} = \text{Min}$	2.00	$LV_{DD} + 0.3$	V
Output low voltage	$V_{OL}$	$I_{OL} = 1.0 \text{ mA}$	$LV_{DD} = \text{Min}$	GND – 0.3	0.40	V
Input high voltage	$V_{IH}$	—	$LV_{DD} = \text{Min}$	1.7	—	V
Input low voltage	$V_{IL}$	—	$LV_{DD} = \text{Min}$	-0.3	0.70	V
Input high current	$I_{IH}$	$V_{IN}^1 = LV_{DD}$		—	10	$\mu\text{A}$
Input low current	$I_{IL}$	$V_{IN} = LV_{DD}$		-15	—	$\mu\text{A}$

**Note:**

1. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in [Table 1](#) and [Table 2](#).

**Table 29. MII Management DC Electrical Characteristics Powered at 3.3 V**

Parameter	Symbol	Conditions		Min	Max	Unit
Supply voltage (3.3 V)	$LV_{DD}$	—		2.97	3.63	V
Output high voltage	$V_{OH}$	$I_{OH} = -1.0 \text{ mA}$	$LV_{DD} = \text{Min}$	2.10	$LV_{DD} + 0.3$	V
Output low voltage	$V_{OL}$	$I_{OL} = 1.0 \text{ mA}$	$LV_{DD} = \text{Min}$	GND	0.50	V
Input high voltage	$V_{IH}$	—		2.00	—	V
Input low voltage	$V_{IL}$	—		—	0.80	V
Input high current	$I_{IH}$	$LV_{DD} = \text{Max}$	$V_{IN}^1 = 2.1 \text{ V}$	—	40	$\mu\text{A}$
Input low current	$I_{IL}$	$LV_{DD} = \text{Max}$	$V_{IN} = 0.5 \text{ V}$	-600	—	$\mu\text{A}$

**Note:**

1. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in [Table 1](#) and [Table 2](#).

### 8.3.2 MII Management AC Electrical Specifications

Table 30 provides the MII management AC timing specifications.

**Table 30. MII Management AC Timing Specifications**


At recommended operating conditions with  $LV_{DD}$  is  $3.3\text{ V} \pm 10\%$  or  $2.5\text{ V} \pm 5\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit	Notes
MDC frequency	$f_{MDC}$	—	2.5	—	MHz	2
MDC period	$t_{MDC}$	—	400	—	ns	
MDC clock pulse width high	$t_{MDCH}$	32	—	—	ns	
MDC to MDIO delay	$t_{MDKHDX}$	10	—	170	ns	3
MDIO to MDC setup time	$t_{MDDVKH}$	5	—	—	ns	
MDIO to MDC hold time	$t_{MDDXKH}$	0	—	—	ns	
MDC rise time	$t_{MDCR}$	—	—	10	ns	
MDC fall time	$t_{MDHF}$	—	—	10	ns	

**Notes:**


1. The symbols for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{MDKHDX}$  symbolizes management data timing (MD) for the time  $t_{MDC}$  from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also,  $t_{MDDVKH}$  symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{MDC}$  clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. This parameter is dependent on the csb\_clk speed (that is, for a csb\_clk of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a csb\_clk of 375 MHz, the maximum frequency is 11.7 MHz and the minimum frequency is 1.7 MHz).
3. This parameter is dependent on the csb\_clk speed (that is, for a csb\_clk of 267 MHz, the delay is 70 ns and for a csb\_clk of 333 MHz, the delay is 58 ns).

Figure 16 shows the MII management AC timing diagram.




**Figure 16. MII Management Interface Timing Diagram**

Figure 17 and Figure 18 provide the AC test load and signals for the USB, respectively.



**Figure 17. USB AC Test Load**



**Figure 18. USB Signals**

**Table 34. Local Bus General Timing Parameters—DLL On (continued)**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Output hold from local bus clock for LAD/LDP	t <sub>LBKHOX2</sub>	1	—	ns	3
Local bus clock to output high impedance for LAD/LDP	t <sub>LBKHOZ</sub>	—	3.8	ns	8

**Notes:**

1. The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one (1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to the rising edge of LSYNC\_IN.
3. All signals are measured from OV<sub>DD</sub>/2 of the rising edge of LSYNC\_IN to 0.4 × OV<sub>DD</sub> of the signal in question for 3.3 V signaling levels.
4. Input timings are measured at the pin.
5. t<sub>LBOTOT1</sub> should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
6. t<sub>LBOTOT2</sub> should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
7. t<sub>LBOTOT3</sub> should be used when RCWH[LALE] is set and when the load on the LALE output pin equals the load on the LAD output pins.
8. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

**Table 35. Local Bus General Timing Parameters—DLL Bypass<sup>9</sup>**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	15	—	ns	2
Input setup to local bus clock	t <sub>LBIVKH</sub>	7	—	ns	3, 4
Input hold from local bus clock	t <sub>LBIXKH</sub>	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT1</sub>	1.5	—	ns	5
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT2</sub>	3	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT3</sub>	2.5	—	ns	7




Figure 22. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Enabled)





Figure 23. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Bypass Mode)



**Figure 24. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Bypass Mode)**

# 11 JTAG

This section describes the DC and AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the MPC8347E

## 11.1 JTAG DC Electrical Characteristics

**Table 36** provides the DC electrical characteristics for the IEEE Std. 1149.1 (JTAG) interface of the MPC8347E.

**Table 36. JTAG interface DC Electrical Characteristics**

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	$V_{IH}$		$OV_{DD} - 0.3$	$OV_{DD} + 0.3$	V
Input low voltage	$V_{IL}$		-0.3	0.8	V
Input current	$I_{IN}$			$\pm 5$	$\mu A$
Output high voltage	$V_{OH}$	$I_{OH} = -8.0 \text{ mA}$	2.4	—	V
Output low voltage	$V_{OL}$	$I_{OL} = 8.0 \text{ mA}$	—	0.5	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.4	V

## 11.2 JTAG AC Timing Specifications

This section describes the AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the MPC8347E. **Table 37** provides the JTAG AC timing specifications as defined in [Figure 27](#) through [Figure 30](#).

**Table 37. JTAG AC Timing Specifications (Independent of CLKIN)<sup>1</sup>**

At recommended operating conditions (see [Table 2](#)).

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
JTAG external clock frequency of operation	$f_{JTG}$	0	33.3	MHz	
JTAG external clock cycle time	$t_{JTG}$	30	—	ns	
JTAG external clock pulse width measured at 1.4 V	$t_{JTKHKL}$	15	—	ns	
JTAG external clock rise and fall times	$t_{JTGR}, t_{JTGF}$	0	2	ns	
$\overline{TRST}$ assert time	$t_{TRST}$	25	—	ns	3
Input setup times: Boundary-scan data TMS, TDI	$t_{JTDVKH}$ $t_{JTIVKH}$	4 4	— —	ns	4
Input hold times: Boundary-scan data TMS, TDI	$t_{JTDXKH}$ $t_{JTIXKH}$	10 10	— —	ns	4
Valid times: Boundary-scan data TDO	$t_{JTKLDV}$ $t_{JTKLOV}$	2 2	11 11	ns	5

## 12 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8347E.

### 12.1 I<sup>2</sup>C DC Electrical Characteristics

**Table 38. I<sup>2</sup>C DC Electrical Characteristics**

At recommended operating conditions with OV<sub>DD</sub> of 3.3 V ± 10%.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	V <sub>IH</sub>	0.7 × OV <sub>DD</sub>	OV <sub>DD</sub> + 0.3	V	
Input low voltage level	V <sub>IL</sub>	-0.3	0.3 × OV <sub>DD</sub>	V	
Low level output voltage	V <sub>OL</sub>	0	0.2 × OV <sub>DD</sub>	V	1
Output fall time from V <sub>IH</sub> (min) to V <sub>IL</sub> (max) with a bus capacitance from 10 to 400 pF	t <sub>I2KLKV</sub>	20 + 0.1 × C <sub>B</sub>	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>I2KHKL</sub>	0	50	ns	3
Input current each I/O pin (input voltage is between 0.1 × OV <sub>DD</sub> and 0.9 × OV <sub>DD</sub> (max)	I <sub>I</sub>	-10	10	µA	4
Capacitance for each I/O pin	C <sub>I</sub>	—	10	pF	

**Notes:**

1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. C<sub>B</sub> = capacitance of one bus line in pF.
3. Refer to the *MPC8349E Integrated Host Processor Family Reference Manual*, for information on the digital filter used.
4. I/O pins obstruct the SDA and SCL lines if OV<sub>DD</sub> is switched off.

### 12.2 I<sup>2</sup>C AC Electrical Specifications

**Table 39** provides the AC timing parameters for the I<sup>2</sup>C interface of the MPC8347E. Note that all values refer to V<sub>IH</sub>(min) and V<sub>IL</sub>(max) levels (see **Table 38**).

**Table 39. I<sup>2</sup>C AC Electrical Specifications**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	—	µs
High period of the SCL clock	t <sub>I2CH</sub>	0.6	—	µs
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6	—	µs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6	—	µs
Data setup time	t <sub>I2DVKH</sub>	100	—	ns
Data hold time: CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>I2DXKL</sub>	— 0 <sup>2</sup>	— 0.9 <sup>3</sup>	µs

# 13 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8347E.

## 13.1 PCI DC Electrical Characteristics

[Table 40](#) provides the DC electrical characteristics for the PCI interface of the MPC8347E.

**Table 40. PCI DC Electrical Characteristics**

Parameter	Symbol	Test Condition	Min	Max	Unit
High-level input voltage	$V_{IH}$	$V_{OUT} \geq V_{OH}$ (min) or $V_{OUT} \leq V_{OL}$ (max)	2	$OV_{DD} + 0.3$	V
Low-level input voltage	$V_{IL}$		-0.3	0.8	V
Input current	$I_{IN}$	$V_{IN}^1 = 0$ V or $V_{IN} = OV_{DD}$	—	$\pm 5$	$\mu A$
High-level output voltage	$V_{OH}$	$OV_{DD} = \text{min}$ , $I_{OH} = -100$ $\mu A$	$OV_{DD} - 0.2$	—	V
Low-level output voltage	$V_{OL}$	$OV_{DD} = \text{min}$ , $I_{OL} = 100$ $\mu A$	—	0.2	V

**Note:**

1. The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in [Table 1](#).

## 13.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the MPC8347E. Note that the PCI\_CLK or PCI\_SYNC\_IN signal is used as the PCI input clock depending on whether the MPC8347E is configured as a host or agent device. [Table 41](#) provides the PCI AC timing specifications at 66 MHz.

**Table 41. PCI AC Timing Specifications at 66 MHz<sup>1</sup>**

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
Clock to output valid	$t_{PCKHOV}$	—	6.0	ns	3
Output hold from clock	$t_{PCKHOX}$	1	—	ns	3
Clock to output high impedance	$t_{PCKHOZ}$	—	14	ns	3, 4
Input setup to clock	$t_{PCIVKH}$	3.0	—	ns	3, 5

# 15 GPIO

This section describes the DC and AC electrical specifications for the GPIO.

## 15.1 GPIO DC Electrical Characteristics

[Table 45](#) provides the DC electrical characteristics for the MPC8347E GPIO.

**Table 45. GPIO DC Electrical Characteristics**

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	$V_{IH}$		2.0	$OV_{DD} + 0.3$	V
Input low voltage	$V_{IL}$		-0.3	0.8	V
Input current	$I_{IN}$			$\pm 5$	$\mu A$
Output high voltage	$V_{OH}$	$I_{OH} = -8.0 \text{ mA}$	2.4	—	V
Output low voltage	$V_{OL}$	$I_{OL} = 8.0 \text{ mA}$	—	0.5	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.4	V

## 15.2 GPIO AC Timing Specifications

[Table 46](#) provides the GPIO input and output AC timing specifications.

**Table 46. GPIO Input AC Timing Specifications<sup>1</sup>**

Characteristic	Symbol <sup>2</sup>	Min	Unit
GPIO inputs—minimum pulse width	$t_{PIWID}$	20	ns

**Notes:**

1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.
2. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by external synchronous logic. GPIO inputs must be valid for at least  $t_{PIWID}$  ns to ensure proper operation.

# 17 SPI

This section describes the SPI DC and AC electrical specifications.

## 17.1 SPI DC Electrical Characteristics

**Table 49** provides the SPI DC electrical characteristics.

**Table 49. SPI DC Electrical Characteristics**

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	$V_{IH}$		2.0	$OV_{DD} + 0.3$	V
Input low voltage	$V_{IL}$		-0.3	0.8	V
Input current	$I_{IN}$			$\pm 5$	$\mu A$
Output high voltage	$V_{OH}$	$I_{OH} = -8.0 \text{ mA}$	2.4	—	V
Output low voltage	$V_{OL}$	$I_{OL} = 8.0 \text{ mA}$	—	0.5	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.4	V

## 17.2 SPI AC Timing Specifications

**Table 50** provides the SPI input and output AC timing specifications.


**Table 50. SPI AC Timing Specifications<sup>1</sup>**

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit
SPI outputs valid—Master mode (internal clock) delay	$t_{NIKH0V}$		6	ns
SPI outputs hold—Master mode (internal clock) delay	$t_{NIKHOX}$	0.5		ns
SPI outputs valid—Slave mode (external clock) delay	$t_{NEKH0V}$		8	ns
SPI outputs hold—Slave mode (external clock) delay	$t_{NEKHOX}$	2		ns
SPI inputs—Master mode (internal clock) input setup time	$t_{NIIVKH}$	4		ns
SPI inputs—Master mode (internal clock) input hold time	$t_{NIIXKH}$	0		ns
SPI inputs—Slave mode (external clock) input setup time	$t_{NEIVKH}$	4		ns
SPI inputs—Slave mode (external clock) input hold time	$t_{NEIXKH}$	2		ns

**Notes:**

1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.
2. The symbols for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{NIKHOX}$  symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).


Figure 36 provides the AC test load for the SPI.



**Figure 36. SPI AC Test Load**

Figure 37 and Figure 38 represent the AC timings from Table 50. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.


Figure 37 shows the SPI timings in slave mode (external clock).



**Note:** The clock edge is selectable on SPI.

**Figure 37. SPI AC Timing in Slave Mode (External Clock) Diagram**

Figure 38 shows the SPI timings in master mode (internal clock).



**Note:** The clock edge is selectable on SPI.

**Figure 38. SPI AC Timing in Master Mode (Internal Clock) Diagram**

### 18.3 Package Parameters for the MPC8347E PBGA

The package parameters are as provided in the following list. The package type is 29 mm × 29 mm, 620 plastic ball grid array (PBGA).

Package outline	29 mm × 29 mm
Interconnects	620
Pitch	1.00 mm
Module height (maximum)	2.46 mm
Module height (typical)	2.23 mm
Module height (minimum)	2.00 mm
Solder balls	62 Sn/36 Pb/2 Ag (ZQ package) 95.5 Sn/0.5 Cu/4Ag (VR package)
Ball diameter (typical)	0.60 mm

## 18.5 Pinout Listings

Table 51 provides the pinout listing for the MPC8347E, 672 TBGA package.

**Table 51. MPC8347E (TBGA) Pinout Listing**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
<b>PCI</b>				
PCI_INTA/IRQ_OUT	B34	O	OV <sub>DD</sub>	2
PCI_RESET_OUT	C33	O	OV <sub>DD</sub>	
PCI_AD[31:0]	G30, G32, G34, H31, H32, H33, H34, J29, J32, J33, L30, K31, K33, K34, L33, L34, P34, R29, R30, R33, R34, T31, T32, T33, U31, U34, V31, V32, V33, V34, W33, W34	I/O	OV <sub>DD</sub>	
PCI_C/BE[3:0]	J30, M31, P33, T34	I/O	OV <sub>DD</sub>	
PCI_PAR	P32	I/O	OV <sub>DD</sub>	
PCI_FRAME	M32	I/O	OV <sub>DD</sub>	5
PCI_TRDY	N29	I/O	OV <sub>DD</sub>	5
PCI_IRDY	M34	I/O	OV <sub>DD</sub>	5
PCI_STOP	N31	I/O	OV <sub>DD</sub>	5
PCI_DEVSEL	N30	I/O	OV <sub>DD</sub>	5
PCI_IDSEL	J31	I	OV <sub>DD</sub>	
PCI_SERR	N34	I/O	OV <sub>DD</sub>	5
PCI_PERR	N33	I/O	OV <sub>DD</sub>	5
PCI_REQ[0]	D32	I/O	OV <sub>DD</sub>	
PCI_REQ[1]/CPCI1_HS_ES	D34	I	OV <sub>DD</sub>	
PCI_REQ[2:4]	E34, F32, G29	I	OV <sub>DD</sub>	
PCI_GNT0	C34	I/O	OV <sub>DD</sub>	
PCI_GNT1/CPCI1_HS_LED	D33	O	OV <sub>DD</sub>	
PCI_GNT2/CPCI1_HS_ENUM	E33	O	OV <sub>DD</sub>	
PCI_GNT[3:4]	F31, F33	O	OV <sub>DD</sub>	
M66EN	A19	I	OV <sub>DD</sub>	
<b>DDR SDRAM Memory Interface</b>				
MDQ[0:63]	D5, A3, C3, D3, C4, B3, C2, D4, D2, E5, G2, H6, E4, F3, G4, G3, H1, J2, L6, M6, H2, K6, L2, M4, N2, P4, R2, T4, P6, P3, R1, T2, AB5, AA3, AD6, AE4, AB4, AC2, AD3, AE6, AE3, AG4, AK5, AK4, AE2, AG6, AK3, AK2, AL2, AL1, AM5, AP5, AM2, AN1, AP4, AN5, AJ7, AN7, AM8, AJ9, AP6, AL7, AL9, AN8	I/O	GV <sub>DD</sub>	

**Table 52. MPC8347E (PBGA) Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MPH0_D2_VMO_SE0/DR_D10_DPPD	B24	I/O	OV <sub>DD</sub>	
MPH0_D3_SPEED/DR_D11_DMMD	A24	I/O	OV <sub>DD</sub>	
MPH0_D4_DP/DR_D12_VBUS_VLD	D23	I/O	OV <sub>DD</sub>	
MPH0_D5_DM/DR_D13_SESS_END	C23	I/O	OV <sub>DD</sub>	
MPH0_D6_SER_RCV/DR_D14	B23	I/O	OV <sub>DD</sub>	
MPH0_D7_DRVVBUS/DR_D15_IDPULLUP	A23	I/O	OV <sub>DD</sub>	
MPH0_NXT/DR_RX_ACTIVE_ID	D22	I	OV <sub>DD</sub>	
MPH0_DIR_DPPULLUP/DR_RESET	C22	I/O	OV <sub>DD</sub>	
MPH0_STP_SUSPEND/DR_TX_READY	B22	I/O	OV <sub>DD</sub>	
MPH0_PWRFAULT/DR_RX_VALIDH	A22	I	OV <sub>DD</sub>	
MPH0_PCTL0/DR_LINE_STATE0	E21	I/O	OV <sub>DD</sub>	
MPH0_PCTL1/DR_LINE_STATE1	D21	I/O	OV <sub>DD</sub>	
MPH0_CLK/DR_RX_VALID	C21	I	OV <sub>DD</sub>	
<b>Programmable Interrupt Controller</b>				
MCP_OUT	E8	O	OV <sub>DD</sub>	2
IRQ0/MCP_IN/GPIO2[12]	J28	I/O	OV <sub>DD</sub>	
IRQ[1:5]/GPIO2[13:17]	K25, J25, H26, L24, G27	I/O	OV <sub>DD</sub>	
IRQ[6]/GPIO2[18]/CKSTOP_OUT	G28	I/O	OV <sub>DD</sub>	
IRQ[7]/GPIO2[19]/CKSTOP_IN	J26	I/O	OV <sub>DD</sub>	
<b>Ethernet Management Interface</b>				
EC_MDC	Y24	O	LV <sub>DD1</sub>	
EC_MDIO	Y25	I/O	LV <sub>DD1</sub>	2
<b>Gigabit Reference Clock</b>				
EC_GTX_CLK125	Y26	I	LV <sub>DD1</sub>	
<b>Three-Speed Ethernet Controller (Gigabit Ethernet 1)</b>				
TSEC1_COL/GPIO2[20]	M26	I/O	OV <sub>DD</sub>	
TSEC1_CRS/GPIO2[21]	U25	I/O	LV <sub>DD1</sub>	
TSEC1_GTX_CLK	V24	O	LV <sub>DD1</sub>	3
TSEC1_RX_CLK	U26	I	LV <sub>DD1</sub>	
TSEC1_RX_DV	U24	I	LV <sub>DD1</sub>	
TSEC1_RX_ER/GPIO2[26]	L28	I/O	OV <sub>DD</sub>	
TSEC1_RXD[7:4]/GPIO2[22:25]	M27, M28, N26, N27	I/O	OV <sub>DD</sub>	
TSEC1_RXD[3:0]	W26, W24, Y28, Y27	I	LV <sub>DD1</sub>	
TSEC1_TX_CLK	N25	I	OV <sub>DD</sub>	

**Table 52. MPC8347E (PBGA) Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MVREF1	AF19	I	DDR reference voltage	
MVREF2	AE10	I	DDR reference voltage	
<b>No Connection</b>				
NC	V1, V2, V5			

**Notes:**

1. This pin is an open-drain signal. A weak pull-up resistor ( $1\text{ k}\Omega$ ) should be placed on this pin to  $\text{OV}_{\text{DD}}$ .
2. This pin is an open-drain signal. A weak pull-up resistor ( $2\text{--}10\text{ k}\Omega$ ) should be placed on this pin to  $\text{OV}_{\text{DD}}$ .
3. During reset, this output is actively driven rather than three-stated.
4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
5. This pin should have a weak pull-up if the chip is in PCI host mode. Follow the PCI specifications.
6. This pin must always be tied to GND.
7. This pin must always be left not connected.
8. Thermal sensitive resistor.
9. It is recommended that MDIC0 be tied to GRD using an  $18\ \Omega$  resistor and MDIC1 be tied to DDR power using an  $18\ \Omega$  resistor.
10. TSEC1\_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net.

**THIS PAGE INTENTIONALLY LEFT BLANK**