



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Active |
|---------------------------------|--|
| Core Processor | PowerPC e300 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 266MHz |
| Co-Processors/DSP | - |
| RAM Controllers | DDR |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (2) |
| SATA | - |
| USB | USB 2.0 + PHY (2) |
| Voltage - I/O | 2.5V, 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | · · |
| Package / Case | 620-BBGA Exposed Pad |
| Supplier Device Package | 620-PBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8347zqaddb |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Overview

This section provides a high-level overview of the MPC8347E features. Figure 1 shows the major functional units within the MPC8347E.



Figure 1. MPC8347E Block Diagram

Major features of the MPC8347E are as follows:

- Embedded PowerPC e300 processor core; operates at up to 667 MHz
 - High-performance, superscalar processor core
 - Floating-point, integer, load/store, system register, and branch processing units
 - 32-Kbyte instruction cache, 32-Kbyte data cache
 - Lockable portion of L1 cache
 - Dynamic power management
 - Software-compatible with the other Freescale processor families that implement Power Architecture technology
- Double data rate, DDR SDRAM memory controller
 - Programmable timing for DDR-1 SDRAM
 - 32- or 64-bit data interface, up to 333-MHz data rate for TBGA, 266 MHz for PBGA
 - Four banks of memory, each up to 1 Gbyte
 - DRAM chip configurations from 64 Mbit to 1 Gbit with x8/x16 data ports
 - Full error checking and correction (ECC) support
 - Page mode support (up to 16 simultaneous open pages)
 - Contiguous or discontiguous memory mapping
 - Read-modify-write support
 - Sleep mode for self-refresh SDRAM
 - Auto refresh

- On-the-fly power management using CKE
- Registered DIMM support
- 2.5-V SSTL2 compatible I/O
- Dual three-speed (10/100/1000) Ethernet controllers (TSECs)
 - Dual controllers designed to comply with IEEE 802.3[®], 802.3^w, 802.3^w, 802.3^w, 802.3^w, 802.3^w
 - Ethernet physical interfaces:
 - 1000 Mbps IEEE Std. 802.3 GMII/RGMII, IEEE Std. 802.3z TBI/RTBI, full-duplex
 - 10/100 Mbps IEEE Std. 802.3 MII full- and half-duplex
 - Buffer descriptors are backward-compatible with MPC8260 and MPC860T 10/100 programming models
 - 9.6-Kbyte jumbo frame support
 - RMON statistics support
 - Internal 2-Kbyte transmit and 2-Kbyte receive FIFOs per TSEC module
 - MII management interface for control and status
 - Programmable CRC generation and checking
- PCI interface
 - Designed to comply with PCI Specification Revision 2.2
 - Data bus width:
 - 32-bit data PCI interface operating at up to 66 MHz
 - PCI 3.3-V compatible
 - PCI host bridge capabilities
 - PCI agent mode on PCI interface
 - PCI-to-memory and memory-to-PCI streaming
 - Memory prefetching of PCI read accesses and support for delayed read transactions
 - Posting of processor-to-PCI and PCI-to-memory writes
 - On-chip arbitration supporting five masters on PCI
 - Accesses to all PCI address spaces
 - Parity supported
 - Selectable hardware-enforced coherency
 - Address translation units for address mapping between host and peripheral
 - Dual address cycle for target
 - Internal configuration registers accessible from PCI
- Security engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, IEEE Std. 802.11i[®], iSCSI, and IKE processing. The security engine contains four crypto-channels, a controller, and a set of crypto execution units (EUs):
 - Public key execution unit (PKEU) :
 - RSA and Diffie-Hellman algorithms

2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8347E. The MPC8347E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.

2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

| Characteristic Core supply voltage | | Symbol | Max Value | Unit | Notes | |
|--|--------------------|-------------------|----------------------------------|------|-------|--|
| | | V _{DD} | -0.3 to 1.32 | V | | |
| PLL supply voltage | | AV _{DD} | -0.3 to 1.32 | V | | |
| DDR DRAM I/O volta | age | GV _{DD} | -0.3 to 3.63 | V | | |
| Three-speed Ethernet I/O, MII management voltage | | LV _{DD} | -0.3 to 3.63 | V | | |
| PCI, local bus, DUART, system control and power management, I^2C , and JTAG I/O voltage | | OV_{DD} | -0.3 to 3.63 | V | | |
| Input voltage | DDR DRAM signals | MV _{IN} | –0.3 to (GV _{DD} + 0.3) | V | 2, 5 | |
| | DDR DRAM reference | MV _{REF} | –0.3 to (GV _{DD} + 0.3) | V | 2, 5 | |
| Three-speed Ethernet signals | | LV _{IN} | -0.3 to (LV _{DD} + 0.3) | V | 4, 5 | |
| Local bus, DUART, CLKIN, system control and power management, I ² C, and JTAG signals | | OV _{IN} | –0.3 to (OV _{DD} + 0.3) | V | 3, 5 | |
| PCI | | OV _{IN} | –0.3 to (OV _{DD} + 0.3) | V | 6 | |
| Storage temperature range | | T _{STG} | –55 to 150 | °C | | |

Table 1. Absolute Maximum Ratings¹

Notes:

- ¹ Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- ² Caution: MV_{IN} must not exceed GV_{DD} by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- ³ Caution: OV_{IN} must not exceed OV_{DD} by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- ⁴ Caution: LV_{IN} must not exceed LV_{DD} by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- ⁵ (M,L,O)V_{IN} and MV_{REF} may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- ⁶ OV_{IN} on the PCI interface can overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 3.

Table 14. DDR SDRAM Output AC Timing Specifications for Source Synchronous Mode

At recommended operating conditions with GV_{DD} of 2.5 V ± 5%.

| Parameter | Symbol ¹ | Min | Мах | Unit | Notes |
|--|---|---------------------------|-------------------------------------|------|-------|
| MCK[n] cycle time, (MCK[n]/MCK[n] crossing) | t _{MCK} | 6 | 10 | ns | 2 |
| Skew between any MCK to ADDR/CMD 333 MHz 266 MHz 200 MHz | t _{AOSKEW} | 1000 1100 1200 | 200 300 400 | ps | 3 |
| ADDR/CMD output setup with respect to MCK 333 MHz 266 MHz 200 MHz | t _{DDKHAS} | 2.8 3.45 4.6 | _ | ns | 4 |
| ADDR/CMD output hold with respect to MCK 333 MHz 266 MHz 200 MHz | ^t DDKHAX | 2.0 2.65 3.8 | _ | ns | 4 |
| MCS(n) output setup with respect to MCK 333 MHz 266 MHz 200 MHz | ^t DDKHCS | 2.8 3.45 4.6 | _ | ns | 4 |
| MCS(n) output hold with respect to MCK 333 MHz 266 MHz 200 MHz | ^t DDKHCX | 2.0 2.65 3.8 | _ | ns | 4 |
| MCK to MDQS 333 MHz 266 MHz 200 MHz | ^t DDKHMH | -0.9 -1.1 -1.2 | 0.3 0.5 0.6 | ns | 5 |
| MDQ/MECC/MDM output setup with respect to MDQS 333 MHz 266 MHz 200 MHz | ^t DDKHDS, ^t DDKLDS | 900 900 1200 | _ | ps | 6 |
| MDQ/MECC/MDM output hold with respect to MDQS 333 MHz 266 MHz 200 MHz | ^t ddkhdx, ^t ddkldx | 900 900 1200 | _ | ps | 6 |
| MDQS preamble start | t _{DDKHMP} | $-0.25\times t_{MCK}-0.9$ | $-0.25 \times t_{\text{MCK}} + 0.3$ | ns | 7 |

DDR SDRAM

| Load | Delay | Unit |
|--|-------|------|
| 4 devices (12 pF) | 3.0 | ns |
| 9 devices (27 pF) | 3.6 | ns |
| 36 devices (108 pF) + 40 pF compensation capacitor | 5.0 | ns |
| 36 devices (108 pF) + 80 pF compensation capacitor | 5.2 | ns |

Table 16. Expected Delays for Address/Command

10 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8347E.

10.1 Local Bus DC Electrical Characteristics

Table 33 provides the DC electrical characteristics for the local bus interface.

Table 33. Local Bus DC Electrical Characteristics

| Parameter | Symbol | Min | Max | Unit |
|--|-----------------|------------------------|------------------------|------|
| High-level input voltage | V _{IH} | 2 | OV _{DD} + 0.3 | V |
| Low-level input voltage | V _{IL} | -0.3 | 0.8 | V |
| Input current | I _{IN} | — | ±5 | μA |
| High-level output voltage, I _{OH} = -100 μA | V _{OH} | OV _{DD} – 0.2 | — | V |
| Low-level output voltage, $I_{OL} = 100 \ \mu A$ | V _{OL} | — | 0.2 | V |

10.2 Local Bus AC Electrical Specification

Table 34 and Table 35 describe the general timing parameters of the local bus interface of the MPC8347E.

| Parameter | Symbol ¹ | Min | Мах | Unit | Notes |
|---|----------------------|-----|-----|------|-------|
| Local bus cycle time | t _{LBK} | 7.5 | — | ns | 2 |
| Input setup to local bus clock (except LUPWAIT) | t _{LBIVKH1} | 1.5 | _ | ns | 3, 4 |
| LUPWAIT input setup to local bus clock | t _{LBIVKH2} | 2.2 | — | ns | 3, 4 |
| Input hold from local bus clock (except LUPWAIT) | t _{LBIXKH1} | 1.0 | — | ns | 3, 4 |
| LUPWAIT Input hold from local bus clock | t _{LBIXKH2} | 1.0 | — | ns | 3, 4 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT1} | 1.5 | — | ns | 5 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT2} | 3 | — | ns | 6 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT3} | 2.5 | — | ns | 7 |
| Local bus clock to LALE rise | t _{LBKHLR} | — | 4.5 | ns | |
| Local bus clock to output valid (except LAD/LDP and LALE) | t _{LBKHOV1} | — | 4.5 | ns | |
| Local bus clock to data valid for LAD/LDP | t _{LBKHOV2} | — | 4.5 | ns | 3 |
| Local bus clock to address valid for LAD | t _{LBKHOV3} | — | 4.5 | ns | 3 |
| Output hold from local bus clock (except LAD/LDP and LALE) | t _{LBKHOX1} | 1 | _ | ns | 3 |

Table 34. Local Bus General Timing Parameters—DLL On



Figure 25. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Enabled)

Timers

14 Timers

This section describes the DC and AC electrical specifications for the timers.

14.1 Timer DC Electrical Characteristics

Table 43 provides the DC electrical characteristics for the MPC8347E timer pins, including TIN, $\overline{\text{TOUT}}$, $\overline{\text{TGATE}}$, and RTC_CLK.

| Characteristic | Symbol | Condition | Min | Мах | Unit |
|---------------------|-----------------|---------------------------|------|------------------------|------|
| Input high voltage | V _{IH} | | 2.0 | OV _{DD} + 0.3 | V |
| Input low voltage | V _{IL} | | -0.3 | 0.8 | V |
| Input current | I _{IN} | | | ±5 | μA |
| Output high voltage | V _{OH} | I _{OH} = -8.0 mA | 2.4 | — | V |
| Output low voltage | V _{OL} | I _{OL} = 8.0 mA | — | 0.5 | V |
| Output low voltage | V _{OL} | I _{OL} = 3.2 mA | — | 0.4 | V |

Table 43. Timer DC Electrical Characteristics

14.2 Timer AC Timing Specifications

Table 44 provides the timer input and output AC timing specifications.

Table 44. Timers Input AC Timing Specifications¹

| Characteristic | Symbol ² | Min | Unit |
|-----------------------------------|---------------------|-----|------|
| Timers inputs—minimum pulse width | t _{TIWID} | 20 | ns |

Notes:

1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.

2. Timer inputs and outputs are asynchronous to any visible clock. Timer outputs should be synchronized before use by external synchronous logic. Timer inputs are required to be valid for at least t_{TIWID} ns to ensure proper operation.

17 SPI

This section describes the SPI DC and AC electrical specifications.

17.1 SPI DC Electrical Characteristics

Table 49 provides the SPI DC electrical characteristics.

Table 49. SPI DC Electrical Characteristics

| Characteristic | Symbol | Condition | Min | Мах | Unit |
|---------------------|-----------------|---------------------------|------|------------------------|------|
| Input high voltage | V _{IH} | | 2.0 | OV _{DD} + 0.3 | V |
| Input low voltage | V _{IL} | | -0.3 | 0.8 | V |
| Input current | I _{IN} | | | ±5 | μA |
| Output high voltage | V _{OH} | I _{OH} = -8.0 mA | 2.4 | — | V |
| Output low voltage | V _{OL} | I _{OL} = 8.0 mA | — | 0.5 | V |
| Output low voltage | V _{OL} | I _{OL} = 3.2 mA | — | 0.4 | V |

17.2 SPI AC Timing Specifications

Table 50 provides the SPI input and output AC timing specifications.

Table 50. SPI AC Timing Specifications¹

| Characteristic | Symbol ² | Min | Мах | Unit |
|---|---------------------|-----|-----|------|
| SPI outputs valid—Master mode (internal clock) delay | t _{NIKHOV} | | 6 | ns |
| SPI outputs hold—Master mode (internal clock) delay | t _{NIKHOX} | 0.5 | | ns |
| SPI outputs valid—Slave mode (external clock) delay | t _{NEKHOV} | | 8 | ns |
| SPI outputs hold—Slave mode (external clock) delay | t _{NEKHOX} | 2 | | ns |
| SPI inputs—Master mode (internal clock input setup time | t _{NII∨KH} | 4 | | ns |
| SPI inputs—Master mode (internal clock input hold time | t _{NIIXKH} | 0 | | ns |
| SPI inputs—Slave mode (external clock) input setup time | t _{NEIVKH} | 4 | | ns |
| SPI inputs—Slave mode (external clock) input hold time | t _{NEIXKH} | 2 | | ns |

Notes:

1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{NIKHOX} symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).
</sub>

18 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8347E is available in two packages—a tape ball grid array (TBGA) and a plastic ball grid array (PBGA). See Section 18.1, "Package Parameters for the MPC8347E TBGA," Section 18.2, "Mechanical Dimensions for the MPC8347E TBGA, Section 18.3, "Package Parameters for the MPC8347E PBGA," and Section 18.4, "Mechanical Dimensions for the MPC8347E PBGA."

18.1 Package Parameters for the MPC8347E TBGA

The package parameters are provided in the following list. The package type is $35 \text{ mm} \times 35 \text{ mm}$, 672 tape ball grid array (TBGA).

| Package outline | $35 \text{ mm} \times 35 \text{ mm}$ |
|-------------------------|--|
| Interconnects | 672 |
| Pitch | 1.00 mm |
| Module height (typical) | 1.46 mm |
| Solder balls | 62 Sn/36 Pb/2 Ag (ZU package) 95.5 Sn/0.5 Cu/4Ag (VV package) |
| Ball diameter (typical) | 0.64 mm |

Package and Pin Listings

18.2 Mechanical Dimensions for the MPC8347E TBGA

Figure 39 shows the mechanical dimensions and bottom surface nomenclature for the MPC8347E, 672-TBGA package.



Notes:

1.All dimensions are in millimeters.

2.Dimensions and tolerances per ASME Y14.5M-1994.

3.Maximum solder ball diameter measured parallel to datum A.

4.Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

5.Parallelism measurement must exclude any effect of mark on top surface of package.

Figure 39. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC8347E TBGA

| Table 51. MPC8347 | E (TBGA) Pino | ut Listing (continued) |
|-------------------|---------------|------------------------|
|-------------------|---------------|------------------------|

| Signal | Package Pin Number | Pin Type | Power Supply | Notes | |
|--------------------|---|---|--------------------|-------|--|
| System Control | | | | | |
| PORESET | C18 | ļ | OV _{DD} | | |
| HRESET | B18 | I/O | OV _{DD} | 1 | |
| SRESET | D18 | I/O | OV _{DD} | 2 | |
| | Thermal Management | | | | |
| THERM0 | K32 | l | _ | 9 | |
| | Power and Ground Signals | | | | |
| AV _{DD} 1 | L31 | Power for e300 PLL (1.2 V) | AV _{DD} 1 | | |
| AV _{DD} 2 | AP12 | Power for system PLL (1.2 V) | AV _{DD} 2 | | |
| AV _{DD} 3 | AE1 | Power for DDR DLL (1.2 V) | AV _{DD} 3 | | |
| AV _{DD} 4 | AJ13 | Power for LBIU DLL (1.2 V) | AV _{DD} 4 | | |
| GND | A1, A34, C1, C7, C10, C11, C15, C23, C25, C28, D1, D8, D20, D30, E7, E13, E15, E17, E18, E21, E23, E25, E32, F6, F19, F27, F30, F34, G31, H5, J4, J34, K30, L5, M2, M5, M30, M33, N3, N5, P30, R5, R32, T5, T30, U6, U29, U33, V2, V5, V30, W6, W30, Y30, AA2, AA30, AB2, AB6, AB30, AC3, AC6, AD31, AE5, AF2, AF5, AF31, AG30, AG31, AH4, AJ3, AJ19, AJ22, AK7, AK13, AK14, AK16, AK18, AK20, AK25, AK28, AL3, AL5, AL10, AL12, AL22, AL27, AM1, AM6, AM7, AN12, AN17, AN34, AP1, AP8, AP34 | | _ | | |
| GV _{DD} | A2, E2, G5, G6, J5, K4, K5, L4, N4, P5, R6, T6, U5, V1, W5, Y5, AA4, AB3, AC4, AD5, AF3, AG5, AH2, AH5, AH6, AJ6, AK6, AK8, AK9, AL6 | Power for DDR DRAM I/O voltage (2.5 V) | GV _{DD} | | |
| LV _{DD} 1 | C9, D11 | Power for three-speed Ethernet #1 and for Ethernet management interface I/O (2.5 V, 3.3 V) | LV _{DD} 1 | | |

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|--------------------|---|--|-----------------------------|-------|
| LV _{DD} 2 | C6, D9 | Power for three-speed Ethernet #2 I/O (2.5 V, 3.3 V) | LV _{DD} 2 | |
| V _{DD} | E19, E29, F7, F9, F11,F13, F15, F17, F18, F21, F23, F25, F29, H29, J6, K29, M29, N6, P29, T29, U30, V6, V29, W29, AB29, AC5, AD29, AF6, AF29, AH29, AJ8, AJ12, AJ14, AJ16, AJ18, AJ20, AJ21, AJ23, AJ25, AJ26, AJ27, AJ28, AJ29, AK10 | Power for core (1.2 V) | V _{DD} | |
| OV _{DD} | B22, B28, C16, C17, C24, C26, D13, D15, D19, D29, E31, F28, G33, H30, L29, L32, N32, P31, R31, U32, W31, Y29, AA29, AC30, AE31, AF30, AG29, AJ17, AJ30, AK11, AL15, AL19, AL21, AL29, AL30, AM20, AM23, AM24, AM26, AM28, AN11, AN13 | PCI, 10/100 Ethernet, and other standard (3.3 V) | OV _{DD} | |
| MVREF1 | M3 | I | DDR reference voltage | |
| MVREF2 | AD2 | I | DDR reference voltage | |

Table 51. MPC8347E (TBGA) Pinout Listing (continued)

19.1 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 56 shows the multiplication factor encodings for the system PLL.

| RCWL[SPMF] | System PLL Multiplication Factor |
|------------|-------------------------------------|
| 0000 | × 16 |
| 0001 | Reserved |
| 0010 | × 2 |
| 0011 | × 3 |
| 0100 | × 4 |
| 0101 | × 5 |
| 0110 | × 6 |
| 0111 | × 7 |
| 1000 | × 8 |
| 1001 | × 9 |
| 1010 | × 10 |
| 1011 | × 11 |
| 1100 | × 12 |
| 1101 | × 13 |
| 1110 | × 14 |
| 1111 | × 15 |

Table 56. System PLL Multiplication Factors

As described in Section 19, "Clocking," the LBIUCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the primary clock input (CLKIN or PCI_CLK) and the internal coherent system bus clock (*csb_clk*). Table 57 and Table 58 show the expected frequency values for the CSB frequency for select *csb_clk* to CLKIN/PCI_SYNC_IN ratios.

| _ | • | - | | |
|---|-----------------------|-------|------|-------|
| Characteristic | Symbol | Value | Unit | Notes |
| Junction-to-case thermal | $R_{	extsf{	heta}JC}$ | 5 | °C/W | 5 |
| Junction-to-package natural convection on top | Ψіт | 5 | °C/W | 6 |

Table 62. Package Thermal Characteristics for PBGA (continued)

Notes

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

20.2 Thermal Management Information

For the following sections, $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$ where $P_{I/O}$ is the power dissipation of the I/O drivers. See Table 5 for I/O power dissipation values.

20.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_J, can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 T_J = junction temperature (°C)

 T_A = ambient temperature for the package (°C)

 $R_{\theta IA}$ = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry-standard value that provides a quick and easy estimation of thermal performance. Generally, the value obtained on a single-layer board is appropriate for a tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity $T_J - T_A$) are possible.

20.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction-to-ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. In addition, the ambient temperature varies widely within the application. For

Thermal

many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 T_J = junction temperature (°C)

 T_A = ambient temperature for the package (°C)

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

20.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, use the thermal characterization parameter (Ψ_{JT}) to determine the junction temperature and a measure of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 T_J = junction temperature (°C)

 T_T = thermocouple temperature on top of package (°C)

 Ψ_{JT} = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per the JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

20.2.4 Heat Sinks and Junction-to-Case Thermal Resistance

Some application environments require a heat sink to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

| Tyco Electronics Chip Coolers [™] P.O. Box 3668 Harrisburg, PA 17105-3668 Internet: www.chipcoolers.com | 800-522-2800 |
|---|--------------|
| Wakefield Engineering 33 Bridge St. Pelham, NH 03076 Internet: www.wakefield.com | 603-635-5102 |
| Interface material vendors include the following: | |
| Chomerics, Inc. 77 Dragon Ct. Woburn, MA 01801 Internet: www.chomerics.com | 781-935-4850 |
| Dow-Corning Corporation Dow-Corning Electronic Materials P.O. Box 994 Midland, MI 48686-0997 Internet: www.dowcorning.com | 800-248-2481 |
| Shin-Etsu MicroSi, Inc. 10028 S. 51st St. Phoenix, AZ 85044 Internet: www.microsi.com | 888-642-7674 |
| The Bergquist Company 18930 West 78th St. Chanhassen, MN 55317 Internet: www.bergquistcompany.com | 800-347-4572 |

20.3 Heat Sink Attachment

When heat sinks are attached, an interface material is required, preferably thermal grease and a spring clip. The spring clip should connect to the printed-circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces that can lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. The recommended maximum force on the top of the package is 10 lb force (4.5 kg force). Any adhesive attachment should attach to painted or plastic surfaces, and its performance should be verified under the application requirements.

20.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When a heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally

21.3 Decoupling Recommendations

Due to large address and data buses and high operating frequencies, the MPC8347E can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8347E system, and the MPC8347E itself requires a clean, tightly regulated source of power. Therefore, the system designer should place at least one decoupling capacitor at each V_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} pin of the MPC8347E. These capacitors should receive their power from separate V_{DD} , OV_{DD} , GV_{DD} , GV_{DD} , LV_{DD} , and GND power planes in the PCB, with short traces to minimize inductance. Capacitors can be placed directly under the device using a standard escape pattern. Others can surround the part.

These capacitors should have a value of 0.01 or 0.1 μ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, distribute several bulk storage capacitors around the PCB, feeding the V_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors are 100–330 μ F (AVX TPS tantalum or Sanyo OSCON).

21.4 Connection Recommendations

To ensure reliable operation, connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to OV_{DD} , GV_{DD} , or LV_{DD} as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external V_{DD} , GV_{DD} , LV_{DD} , OV_{DD} , and GND pins of the MPC8347E.

21.5 Output Buffer DC Impedance

The MPC8347E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I^2C).

To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to OV_{DD} or GND. Then the value of each resistor is varied until the pad voltage is $OV_{DD}/2$ (see Figure 43). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R_P is trimmed until the voltage at the pad equals $OV_{DD}/2$. R_P then becomes the resistance of the pull-up devices. R_P and R_N are designed to be close to each other in value. Then, $Z_0 = (R_P + R_N)/2$.

22 Document Revision History

Table 66 provides a revision history of this document.

|--|

| Revision | Date | Substantive Change(s) |
|----------|--------|---|
| 11 | 2/2009 | In Section 21.1, "System Clocking," removed "(AVDD1)" and "(AVDD2") from bulleted list. In Section 21.2, "PLL Power Supply Filtering," in the second paragraph, changed "provide five independent filter circuits," and "the five AVDD pins" to provide four independent filter circuits," and "the four AVDD pins." |
| | | In Table 35, removed row for rise time (tl2CR). Removed minimum value of tl2CF. Added note 5 stating that the device does not follow the I2C-BUS Specifications version 2.1 regarding the tl2CF AC |
| | | parameter. |
| | | In Table 54, confected the max csp_cik to 200 Minz. |
| | | In Table 35, corrected t_{LBKHOV} parametr to t_{LBKLOV} (output data is driven on falling edge of clock in DLL bypass mode). Similarly, made the same correction to Figure 21, Figure 23, and Figure 24 for output size |
| | | Added Eigure 1 and Eigure 4 |
| | | In Table 9.2, clarified that AC table is for LILPL only |
| | | Added footnote 4 to Table 67 |
| | | In Table 67, updated note 1 to say the following: "For temperature range = C, processor frequency is up to 667(TBGA) with a platform frequency of 333 and limited to 400 (PBGA) with a platform frequency of 266." |
| | | Added footnote 10 and 11 to Table 51 and Table 52. |
| | | In Table 51, Table 52, updated note 11 to say the following: "SEC1_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net." |
| | | Added footnote 6 to Table 7. |
| | | In Table 7, updated the note 6 to say the following: "The Spread spectrum clocking. Is allowed with 1% input frequency down-spread at maximum 50KHz modulation rate regardless of input frequency." |
| | | In 8.1.1, removed the note "The potential applied to the input of a GMII, MII, TBI, RGMII, or RTBI receiver may exceed the potential of the receiver power supply (that is, a RGMII driver powered from a 3.6 V supply driving VOH into a RGMII receiver powered from a 2.5-V supply). Tolerance for dissimilar RGMII driver and receiver supply potentials is implicit in these specifications." |
| 10 | 4/2007 | In Table 3, "Output Drive Capability," changed the values in the Output Impedance column and added USB to the seventh row. |
| | | In Table 54, "Operating Frequencies for TBGA," added column for 400 MHz. In Section 21.7, "Pull-Up Resistor Requirements," deleted last two paragraphs and after first paragraph, added a new paragraph. Deleted Section 21.8, "JTAG Configuration Signals," and Figure 43, "JTAG Interface Connection." |
| 9 | 3/2007 | In Table 54, "Operating Frequencies for TBGA," in the 'Coherent system bus frequency (<i>csb_clk</i>)' row, changed the value in the 533 MHz column to 100–333. |
| | | In Table 60, "Suggested PLL Configurations," under the subhead, '33 MHz CLKIN/PCI_CLK Options,' added row A03 between Ref. No. 724 and 804. Under the subhead '66 MHz CLKIN/PCI_CLK Options,' added row 503 between Ref. No. 305 and 404. For Ref. No. 306, changed the CORE PLL value to 0000110. |
| | | In Section 23, "Ordering Information," replaced first paragraph and added a note. |
| | | In Section 23.1, "Part Numbers Fully Addressed by This Document," replaced first paragraph. |

Ordering Information

THIS PAGE INTENTIONALLY LEFT BLANK