

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	-
RAM Controllers	DDR
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	USB 2.0 + PHY (2)
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	620-BBGA Exposed Pad
Supplier Device Package	620-HBGA (29x29)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8347zqagdb">https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8347zqagdb</a>

- Programmable field size up to 2048 bits
- Elliptic curve cryptography
- F2m and F(p) modes
- Programmable field size up to 511 bits
- Data encryption standard (DES) execution unit (DEU)
  - DES and 3DES algorithms
  - Two key (K1, K2) or three key (K1, K2, K3) for 3DES
  - ECB and CBC modes for both DES and 3DES
- Advanced encryption standard unit (AESU)
  - Implements the Rijndael symmetric-key cipher
  - Key lengths of 128, 192, and 256 bits
  - ECB, CBC, CCM, and counter (CTR) modes
- ARC four execution unit (AFEU)
  - Stream cipher compatible with the RC4 algorithm
  - 40- to 128-bit programmable key
- Message digest execution unit (MDEU)
  - SHA with 160- or 256-bit message digest
  - MD5 with 128-bit message digest
  - HMAC with either algorithm
- Random number generator (RNG)
- Four crypto-channels, each supporting multi-command descriptor chains
  - Static and/or dynamic assignment of crypto-execution units through an integrated controller
  - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
- Universal serial bus (USB) dual role controller
  - USB on-the-go mode with both device and host functionality
  - Complies with USB specification Rev. 2.0
  - Can operate as a stand-alone USB device
    - One upstream facing port
    - Six programmable USB endpoints
  - Can operate as a stand-alone USB host controller
    - USB root hub with one downstream-facing port
    - Enhanced host controller interface (EHCI) compatible
    - High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
  - External PHY with UTMI, serial and UTMI+ low-pin interface (ULPI)
- Universal serial bus (USB) multi-port host controller
  - Can operate as a stand-alone USB host controller
    - USB root hub with one or two downstream-facing ports

## Overview

- Data chaining and direct mode
- Interrupt on completed segment and chain
- DUART
  - Two 4-wire interfaces (RxD, TxD, RTS, CTS)
  - Programming model compatible with the original 16450 UART and the PC16550D
- Serial peripheral interface (SPI) for master or slave
- General-purpose parallel I/O (GPIO)
  - 52 parallel I/O pins multiplexed on various chip interfaces
- System timers
  - Periodic interrupt timer
  - Real-time clock
  - Software watchdog timer
  - Eight general-purpose timers
- Designed to comply with IEEE Std. 1149.1™, JTAG boundary scan
- Integrated PCI bus and SDRAM clock generation

Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8347E for the 3.3-V signals, respectively.




Figure 3. Maximum AC Waveforms on PCI Interface for 3.3-V Signaling

### 2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Table 3. Output Drive Capability

Driver Type	Output Impedance ( $\Omega$ )	Supply Voltage
Local bus interface utilities signals	40	$OV_{DD} = 3.3\text{ V}$
PCI signals (not including PCI output clocks)	25	
PCI output clocks (including PCI_SYNC_OUT)	40	
DDR signal	18	$GV_{DD} = 2.5\text{ V}$
TSEC/10/100 signals	40	$LV_{DD} = 2.5/3.3\text{ V}$
DUART, system control, I <sup>2</sup> C, JTAG, USB	40	$OV_{DD} = 3.3\text{ V}$
GPIO signals	40	$OV_{DD} = 3.3\text{ V}$ , $LV_{DD} = 2.5/3.3\text{ V}$

## 2.2 Power Sequencing

MPC8347E does not require the core supply voltage and I/O supply voltages to be applied in any particular order. Note that during the power ramp up, before the power supplies are stable, there may be a period of time that I/O pins are actively driven. After the power is stable, as long as  $\overline{\text{PORESET}}$  is asserted, most I/O pins are three-stated. To minimize the time that I/O pins are actively driven, it is recommended to apply core voltage before I/O voltage and assert  $\overline{\text{PORESET}}$  before the power supplies fully ramp up.




Figure 6. DDR AC Test Load

Table 15 shows the DDR SDRAM measurement conditions.

Table 15. DDR SDRAM Measurement Conditions

Symbol	DDR	Unit	Notes
$V_{TH}$	$MV_{REF} \pm 0.31 V$	V	1
$V_{OUT}$	$0.5 \times GV_{DD}$	V	2

**Notes:**

1. Data input threshold measurement point.
2. Data output measurement point.

Figure 7 shows the DDR SDRAM output timing diagram for source synchronous mode.




Figure 7. DDR SDRAM Output Timing Diagram for Source Synchronous Mode

Table 16 provides approximate delay information that can be expected for the address and command signals of the DDR controller for various loadings, which can be useful for a system utilizing the DLL. These numbers are the result of simulations for one topology. The delay numbers will strongly depend on the topology used. These delay numbers show the total delay for the address and command to arrive at the DRAM devices. The actual delay could be different than the delays seen in simulation, depending on the system topology. If a heavily loaded system is used, the DLL loop may need to be adjusted to meet setup requirements at the DRAM.

Figure 10 shows the MII transmit AC timing diagram.




Figure 10. MII Transmit AC Timing Diagram

### 8.2.2.2 MII Receive AC Timing Specifications

Table 24 provides the MII receive AC timing specifications.

Table 24. MII Receive AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub>/OV<sub>DD</sub> of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit
RX_CLK clock period 10 Mbps	t <sub>MRX</sub>	—	400	—	ns
RX_CLK clock period 100 Mbps	t <sub>MRX</sub>	—	40	—	ns
RX_CLK duty cycle	t <sub>MRXH</sub> /t <sub>MRX</sub>	35	—	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t <sub>MRDVKH</sub>	10.0	—	—	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t <sub>MRDXKH</sub>	10.0	—	—	ns
RX_CLK clock rise V <sub>IL</sub> (min) to V <sub>IH</sub> (max)	t <sub>MRXR</sub>	1.0	—	4.0	ns
RX_CLK clock fall time V <sub>IH</sub> (max) to V <sub>IL</sub> (min)	t <sub>MRXF</sub>	1.0	—	4.0	ns

**Note:**

- The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MRDVKH</sub> symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>MRDXKL</sub> symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>MRX</sub> clock reference (K) going to the low (L) state or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t<sub>MRX</sub> represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 11 provides the AC test load for TSEC.




Figure 11. TSEC AC Test Load

Figure 20 through Figure 25 show the local bus signals.




Figure 20. Local Bus Signals, Nonspecial Signals Only (DLL Enabled)




Figure 21. Local Bus Signals, Nonspecial Signals Only (DLL Bypass Mode)

## 13 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8347E.

### 13.1 PCI DC Electrical Characteristics

Table 40 provides the DC electrical characteristics for the PCI interface of the MPC8347E.

**Table 40. PCI DC Electrical Characteristics**

Parameter	Symbol	Test Condition	Min	Max	Unit
High-level input voltage	$V_{IH}$	$V_{OUT} \geq V_{OH} \text{ (min) or}$	2	$OV_{DD} + 0.3$	V
Low-level input voltage	$V_{IL}$	$V_{OUT} \leq V_{OL} \text{ (max)}$	-0.3	0.8	V
Input current	$I_{IN}$	$V_{IN}^1 = 0 \text{ V or } V_{IN} = OV_{DD}$	—	$\pm 5$	$\mu\text{A}$
High-level output voltage	$V_{OH}$	$OV_{DD} = \text{min,}$ $I_{OH} = -100 \mu\text{A}$	$OV_{DD} - 0.2$	—	V
Low-level output voltage	$V_{OL}$	$OV_{DD} = \text{min,}$ $I_{OL} = 100 \mu\text{A}$	—	0.2	V

**Note:**

1. The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1.

### 13.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the MPC8347E. Note that the PCI\_CLK or PCI\_SYNC\_IN signal is used as the PCI input clock depending on whether the MPC8347E is configured as a host or agent device. Table 41 provides the PCI AC timing specifications at 66 MHz.

**Table 41. PCI AC Timing Specifications at 66 MHz<sup>1</sup>**

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
Clock to output valid	$t_{PCKHOV}$	—	6.0	ns	3
Output hold from clock	$t_{PCKHOX}$	1	—	ns	3
Clock to output high impedance	$t_{PCKHOZ}$	—	14	ns	3, 4
Input setup to clock	$t_{PCIVKH}$	3.0	—	ns	3, 5

## 15 GPIO

This section describes the DC and AC electrical specifications for the GPIO.

### 15.1 GPIO DC Electrical Characteristics

Table 45 provides the DC electrical characteristics for the MPC8347E GPIO.

**Table 45. GPIO DC Electrical Characteristics**

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	$V_{IH}$		2.0	$OV_{DD} + 0.3$	V
Input low voltage	$V_{IL}$		-0.3	0.8	V
Input current	$I_{IN}$			$\pm 5$	$\mu A$
Output high voltage	$V_{OH}$	$I_{OH} = -8.0 \text{ mA}$	2.4	—	V
Output low voltage	$V_{OL}$	$I_{OL} = 8.0 \text{ mA}$	—	0.5	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.4	V

### 15.2 GPIO AC Timing Specifications

Table 46 provides the GPIO input and output AC timing specifications.

**Table 46. GPIO Input AC Timing Specifications<sup>1</sup>**

Characteristic	Symbol <sup>2</sup>	Min	Unit
GPIO inputs—minimum pulse width	$t_{PIWID}$	20	ns

**Notes:**

1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.
2. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by external synchronous logic. GPIO inputs must be valid for at least  $t_{PIWID}$  ns to ensure proper operation.

Figure 36 provides the AC test load for the SPI.





Figure 36. SPI AC Test Load

Figure 37 and Figure 38 represent the AC timings from Table 50. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.


Figure 37 shows the SPI timings in slave mode (external clock).



Note: The clock edge is selectable on SPI.

Figure 37. SPI AC Timing in Slave Mode (External Clock) Diagram

Figure 38 shows the SPI timings in master mode (internal clock).



Note: The clock edge is selectable on SPI.

Figure 38. SPI AC Timing in Master Mode (Internal Clock) Diagram

## 18 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8347E is available in two packages—a tape ball grid array (TBGA) and a plastic ball grid array (PBGA). See [Section 18.1, “Package Parameters for the MPC8347E TBGA,”](#) [Section 18.2, “Mechanical Dimensions for the MPC8347E TBGA,”](#) [Section 18.3, “Package Parameters for the MPC8347E PBGA,”](#) and [Section 18.4, “Mechanical Dimensions for the MPC8347E PBGA.”](#)

### 18.1 Package Parameters for the MPC8347E TBGA

The package parameters are provided in the following list. The package type is 35 mm × 35 mm, 672 tape ball grid array (TBGA).

Package outline	35 mm × 35 mm
Interconnects	672
Pitch	1.00 mm
Module height (typical)	1.46 mm
Solder balls	62 Sn/36 Pb/2 Ag (ZU package) 95.5 Sn/0.5 Cu/4Ag (VV package)
Ball diameter (typical)	0.64 mm

## 18.5 Pinout Listings

Table 51 provides the pinout listing for the MPC8347E, 672 TBGA package.

**Table 51. MPC8347E (TBGA) Pinout Listing**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
<b>PCI</b>				
$\overline{\text{PCI\_INTA/IRQ\_OUT}}$	B34	O	$\text{OV}_{\text{DD}}$	2
$\overline{\text{PCI\_RESET\_OUT}}$	C33	O	$\text{OV}_{\text{DD}}$	
PCI_AD[31:0]	G30, G32, G34, H31, H32, H33, H34, J29, J32, J33, L30, K31, K33, K34, L33, L34, P34, R29, R30, R33, R34, T31, T32, T33, U31, U34, V31, V32, V33, V34, W33, W34	I/O	$\text{OV}_{\text{DD}}$	
PCI_C $\overline{\text{BE}}$ [3:0]	J30, M31, P33, T34	I/O	$\text{OV}_{\text{DD}}$	
PCI_PAR	P32	I/O	$\text{OV}_{\text{DD}}$	
$\overline{\text{PCI\_FRAME}}$	M32	I/O	$\text{OV}_{\text{DD}}$	5
$\overline{\text{PCI\_TRDY}}$	N29	I/O	$\text{OV}_{\text{DD}}$	5
$\overline{\text{PCI\_IRDY}}$	M34	I/O	$\text{OV}_{\text{DD}}$	5
$\overline{\text{PCI\_STOP}}$	N31	I/O	$\text{OV}_{\text{DD}}$	5
$\overline{\text{PCI\_DEVSEL}}$	N30	I/O	$\text{OV}_{\text{DD}}$	5
PCI_IDSEL	J31	I	$\text{OV}_{\text{DD}}$	
$\overline{\text{PCI\_SERR}}$	N34	I/O	$\text{OV}_{\text{DD}}$	5
$\overline{\text{PCI\_PERR}}$	N33	I/O	$\text{OV}_{\text{DD}}$	5
$\overline{\text{PCI\_REQ}}[0]$	D32	I/O	$\text{OV}_{\text{DD}}$	
$\overline{\text{PCI\_REQ}}[1]/\text{CPCI1\_HS\_ES}$	D34	I	$\text{OV}_{\text{DD}}$	
$\overline{\text{PCI\_REQ}}[2:4]$	E34, F32, G29	I	$\text{OV}_{\text{DD}}$	
$\overline{\text{PCI\_GNT0}}$	C34	I/O	$\text{OV}_{\text{DD}}$	
$\overline{\text{PCI\_GNT1}}/\text{CPCI1\_HS\_LED}$	D33	O	$\text{OV}_{\text{DD}}$	
$\overline{\text{PCI\_GNT2}}/\text{CPCI1\_HS\_ENUM}$	E33	O	$\text{OV}_{\text{DD}}$	
$\overline{\text{PCI\_GNT}}[3:4]$	F31, F33	O	$\text{OV}_{\text{DD}}$	
M66EN	A19	I	$\text{OV}_{\text{DD}}$	
<b>DDR SDRAM Memory Interface</b>				
MDQ[0:63]	D5, A3, C3, D3, C4, B3, C2, D4, D2, E5, G2, H6, E4, F3, G4, G3, H1, J2, L6, M6, H2, K6, L2, M4, N2, P4, R2, T4, P6, P3, R1, T2, AB5, AA3, AD6, AE4, AB4, AC2, AD3, AE6, AE3, AG4, AK5, AK4, AE2, AG6, AK3, AK2, AL2, AL1, AM5, AP5, AM2, AN1, AP4, AN5, AJ7, AN7, AM8, AJ9, AP6, AL7, AL9, AN8	I/O	$\text{GV}_{\text{DD}}$	

**Table 51. MPC8347E (TBGA) Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LBCTL	AN26	O	OV <sub>DD</sub>	
LALE	AK24	O	OV <sub>DD</sub>	
LGPL0/LSDA10/cfg_reset_source0	AP27	I/O	OV <sub>DD</sub>	
LGPL1/LSDWE/cfg_reset_source1	AL25	I/O	OV <sub>DD</sub>	
LGPL2/LSDRAS/LOE	AJ24	O	OV <sub>DD</sub>	
LGPL3/LSDCAS/cfg_reset_source2	AN27	I/O	OV <sub>DD</sub>	
LGPL4/LGTA/LUPWAIT/LPBSE	AP28	I/O	OV <sub>DD</sub>	
LGPL5/cfg_clkin_div	AL26	I/O	OV <sub>DD</sub>	
LCKE	AM27	O	OV <sub>DD</sub>	
LCLK[0:2]	AN28, AK26, AP29	O	OV <sub>DD</sub>	
LSYNC_OUT	AM12	O	OV <sub>DD</sub>	
LSYNC_IN	AJ10	I	OV <sub>DD</sub>	
<b>General Purpose I/O Timers</b>				
GPIO1[0]/GTM1_TIN1/GTM2_TIN2	F24	I/O	OV <sub>DD</sub>	
GPIO1[1]/GTM1_TGATE1/GTM2_TGATE2	E24	I/O	OV <sub>DD</sub>	
GPIO1[2]/GTM1_TOUT1	B25	I/O	OV <sub>DD</sub>	
GPIO1[3]/GTM1_TIN2/GTM2_TIN1	D24	I/O	OV <sub>DD</sub>	
GPIO1[4]/GTM1_TGATE2/GTM2_TGATE1	A25	I/O	OV <sub>DD</sub>	
GPIO1[5]/GTM1_TOUT2/GTM2_TOUT1	B24	I/O	OV <sub>DD</sub>	
GPIO1[6]/GTM1_TIN3/GTM2_TIN4	A24	I/O	OV <sub>DD</sub>	
GPIO1[7]/GTM1_TGATE3/GTM2_TGATE4	D23	I/O	OV <sub>DD</sub>	
GPIO1[8]/GTM1_TOUT3	B23	I/O	OV <sub>DD</sub>	
GPIO1[9]/GTM1_TIN4/GTM2_TIN3	A23	I/O	OV <sub>DD</sub>	
GPIO1[10]/GTM1_TGATE4/GTM2_TGATE3	F22	I/O	OV <sub>DD</sub>	
GPIO1[11]/GTM1_TOUT4/GTM2_TOUT3	E22	I/O	OV <sub>DD</sub>	
<b>USB Port 1</b>				
MPH1_D0_ENABLEN/DR_D0_ENABLEN	A26	I/O	OV <sub>DD</sub>	
MPH1_D1_SER_TXD/DR_D1_SER_TXD	B26	I/O	OV <sub>DD</sub>	
MPH1_D2_VMO_SE0/DR_D2_VMO_SE0	D25	I/O	OV <sub>DD</sub>	
MPH1_D3_SPEED/DR_D3_SPEED	A27	I/O	OV <sub>DD</sub>	
MPH1_D4_DP/DR_D4_DP	B27	I/O	OV <sub>DD</sub>	
MPH1_D5_DM/DR_D5_DM	C27	I/O	OV <sub>DD</sub>	
MPH1_D6_SER_RCV/DR_D6_SER_RCV	D26	I/O	OV <sub>DD</sub>	
MPH1_D7_DRVVBUS/DR_D7_DRVVBUS	E26	I/O	OV <sub>DD</sub>	

**Table 51. MPC8347E (TBGA) Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LV <sub>DD2</sub>	C6, D9	Power for three-speed Ethernet #2 I/O (2.5 V, 3.3 V)	LV <sub>DD2</sub>	
V <sub>DD</sub>	E19, E29, F7, F9, F11, F13, F15, F17, F18, F21, F23, F25, F29, H29, J6, K29, M29, N6, P29, T29, U30, V6, V29, W29, AB29, AC5, AD29, AF6, AF29, AH29, AJ8, AJ12, AJ14, AJ16, AJ18, AJ20, AJ21, AJ23, AJ25, AJ26, AJ27, AJ28, AJ29, AK10	Power for core (1.2 V)	V <sub>DD</sub>	
OV <sub>DD</sub>	B22, B28, C16, C17, C24, C26, D13, D15, D19, D29, E31, F28, G33, H30, L29, L32, N32, P31, R31, U32, W31, Y29, AA29, AC30, AE31, AF30, AG29, AJ17, AJ30, AK11, AL15, AL19, AL21, AL29, AL30, AM20, AM23, AM24, AM26, AM28, AN11, AN13	PCI, 10/100 Ethernet, and other standard (3.3 V)	OV <sub>DD</sub>	
MVREF1	M3	I	DDR reference voltage	
MVREF2	AD2	I	DDR reference voltage	

**Table 52. MPC8347E (PBGA) Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MPH0_D2_VMO_SE0/DR_D10_DPPD	B24	I/O	OV <sub>DD</sub>	
MPH0_D3_SPEED/DR_D11_DMMD	A24	I/O	OV <sub>DD</sub>	
MPH0_D4_DP/DR_D12_VBUS_VLD	D23	I/O	OV <sub>DD</sub>	
MPH0_D5_DM/DR_D13_SESS_END	C23	I/O	OV <sub>DD</sub>	
MPH0_D6_SER_RCV/DR_D14	B23	I/O	OV <sub>DD</sub>	
MPH0_D7_DRVVBUS/DR_D15_IDPULLUP	A23	I/O	OV <sub>DD</sub>	
MPH0_NXT/DR_RX_ACTIVE_ID	D22	I	OV <sub>DD</sub>	
MPH0_DIR_DPPULLUP/DR_RESET	C22	I/O	OV <sub>DD</sub>	
MPH0_STP_SUSPEND/DR_TX_READY	B22	I/O	OV <sub>DD</sub>	
MPH0_PWRFAULT/DR_RX_VALIDH	A22	I	OV <sub>DD</sub>	
MPH0_PCTL0/DR_LINE_STATE0	E21	I/O	OV <sub>DD</sub>	
MPH0_PCTL1/DR_LINE_STATE1	D21	I/O	OV <sub>DD</sub>	
MPH0_CLK/DR_RX_VALID	C21	I	OV <sub>DD</sub>	
<b>Programmable Interrupt Controller</b>				
$\overline{\text{MCP\_OUT}}$	E8	O	OV <sub>DD</sub>	2
$\overline{\text{IRQ0/MCP\_IN/GPIO2[12]}}$	J28	I/O	OV <sub>DD</sub>	
$\overline{\text{IRQ[1:5]/GPIO2[13:17]}}$	K25, J25, H26, L24, G27	I/O	OV <sub>DD</sub>	
$\overline{\text{IRQ[6]/GPIO2[18]/CKSTOP\_OUT}}$	G28	I/O	OV <sub>DD</sub>	
$\overline{\text{IRQ[7]/GPIO2[19]/CKSTOP\_IN}}$	J26	I/O	OV <sub>DD</sub>	
<b>Ethernet Management Interface</b>				
EC_MDC	Y24	O	LV <sub>DD1</sub>	
EC_MDIO	Y25	I/O	LV <sub>DD1</sub>	2
<b>Gigabit Reference Clock</b>				
EC_GTX_CLK125	Y26	I	LV <sub>DD1</sub>	
<b>Three-Speed Ethernet Controller (Gigabit Ethernet 1)</b>				
TSEC1_COL/GPIO2[20]	M26	I/O	OV <sub>DD</sub>	
TSEC1_CRS/GPIO2[21]	U25	I/O	LV <sub>DD1</sub>	
TSEC1_GTX_CLK	V24	O	LV <sub>DD1</sub>	3
TSEC1_RX_CLK	U26	I	LV <sub>DD1</sub>	
TSEC1_RX_DV	U24	I	LV <sub>DD1</sub>	
TSEC1_RX_ER/GPIO2[26]	L28	I/O	OV <sub>DD</sub>	
TSEC1_RXD[7:4]/GPIO2[22:25]	M27, M28, N26, N27	I/O	OV <sub>DD</sub>	
TSEC1_RXD[3:0]	W26, W24, Y28, Y27	I	LV <sub>DD1</sub>	
TSEC1_TX_CLK	N25	I	OV <sub>DD</sub>	

**Table 52. MPC8347E (PBGA) Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
SPIMISO	C7	I/O	OV <sub>DD</sub>	
SPICLK	B7	I/O	OV <sub>DD</sub>	
SPISEL	A7	I	OV <sub>DD</sub>	
<b>Clocks</b>				
PCI_CLK_OUT[0:2]	Y1, W3, W2	O	OV <sub>DD</sub>	
PCI_CLK_OUT[3]/LCS[6]	W1	O	OV <sub>DD</sub>	
PCI_CLK_OUT[4]/LCS[7]	V3	O	OV <sub>DD</sub>	
PCI_SYNC_IN/PCI_CLOCK	U4	I	OV <sub>DD</sub>	
PCI_SYNC_OUT	U5	O	OV <sub>DD</sub>	3
RTC/PIT_CLOCK	E9	I	OV <sub>DD</sub>	
CLKIN	W5	I	OV <sub>DD</sub>	
<b>JTAG</b>				
TCK	H27	I	OV <sub>DD</sub>	
TDI	H28	I	OV <sub>DD</sub>	4
TDO	M24	O	OV <sub>DD</sub>	3
TMS	J27	I	OV <sub>DD</sub>	4
TRST	K26	I	OV <sub>DD</sub>	4
<b>Test</b>				
TEST	F28	I	OV <sub>DD</sub>	6
TEST_SEL	T3	I	OV <sub>DD</sub>	6
<b>PMC</b>				
QUIESCE	K27	O	OV <sub>DD</sub>	
<b>System Control</b>				
PORESET	K28	I	OV <sub>DD</sub>	
HRESET	M25	I/O	OV <sub>DD</sub>	1
SRESET	L27	I/O	OV <sub>DD</sub>	2
<b>Thermal Management</b>				
THERM0	B15	I	—	8
<b>Power and Ground Signals</b>				
AV <sub>DD1</sub>	C15	Power for e300 PLL (1.2 V)	AV <sub>DD1</sub>	
AV <sub>DD2</sub>	U1	Power for system PLL (1.2 V)	AV <sub>DD2</sub>	

**Table 52. MPC8347E (PBGA) Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MVREF1	AF19	I	DDR reference voltage	
MVREF2	AE10	I	DDR reference voltage	
<b>No Connection</b>				
NC	V1, V2, V5			

**Notes:**

1. This pin is an open-drain signal. A weak pull-up resistor (1 k $\Omega$ ) should be placed on this pin to  $OV_{DD}$ .
2. This pin is an open-drain signal. A weak pull-up resistor (2–10 k $\Omega$ ) should be placed on this pin to  $OV_{DD}$ .
3. During reset, this output is actively driven rather than three-stated.
4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
5. This pin should have a weak pull-up if the chip is in PCI host mode. Follow the PCI specifications.
6. This pin must always be tied to GND.
7. This pin must always be left not connected.
8. Thermal sensitive resistor.
9. It is recommended that MDIC0 be tied to GRD using an 18  $\Omega$  resistor and MDIC1 be tied to DDR power using an 18  $\Omega$  resistor.
10. TSEC1\_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net.

Table 54 provides the operating frequencies for the MPC8347E TBGA under recommended operating conditions (see Table 2).

**Table 54. Operating Frequencies for TBGA**

Characteristic <sup>1</sup>	400 MHz	533 MHz	667 MHz	Unit
e300 core frequency ( <i>core_clk</i> )	266–400	266–533	266–667	MHz
Coherent system bus frequency ( <i>csb_clk</i> )	100–266	100–266	100–333	MHz
DDR and memory bus frequency (MCLK) <sup>2</sup>	100–133	100–133	100–166.67	MHz
Local bus frequency (LCLK <sub>n</sub> ) <sup>3</sup>	16.67–133	16.67–133	16.67–133	MHz
PCI input frequency (CLKIN or PCI_CLK)	25–66	25–66	25–66	MHz
Security core maximum internal operating frequency	133	133	166	MHz
USB_DR, USB_MPH maximum internal operating frequency	133	133	166	MHz

<sup>1</sup> The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen so that the resulting *csb\_clk*, MCLK, LCLK[0:2], and *core\_clk* frequencies do not exceed their respective maximum or minimum operating frequencies. The value of SCCR[ENCCM], SCCR[USBDRCM], and SCCR[USBMPHCM] must be programmed so that the maximum internal operating frequency of the Security core and USB modules does not exceed the respective values listed in this table.

<sup>2</sup> The DDR data rate is 2x the DDR memory bus frequency.

<sup>3</sup> The local bus frequency is 1/2, 1/4, or 1/8 of the *lbiu\_clk* frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x the *csb\_clk* frequency (depending on RCWL[LBIUCM]).

Table 55 provides the operating frequencies for the MPC8347E PBGA under recommended operating conditions.

**Table 55. Operating Frequencies for PBGA**

Characteristic <sup>1</sup>	266 MHz	333 MHz	400 MHz	Unit
e300 core frequency ( <i>core_clk</i> )	200–266	200–333	200–400	MHz
Coherent system bus frequency ( <i>csb_clk</i> )	100–266			MHz
Local bus frequency (LCLK <sub>n</sub> ) <sup>2</sup>	16.67–133			MHz
PCI input frequency (CLKIN or PCI_CLK)	25–66			MHz
Security core maximum internal operating frequency	133			MHz
USB_DR, USB_MPH maximum internal operating frequency	133			MHz

<sup>1</sup> The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen so that the resulting *csb\_clk*, MCLK, LCLK[0:2], and *core\_clk* frequencies do not exceed their respective maximum or minimum operating frequencies. The value of SCCR[ENCCM], SCCR[USBDRCM], and SCCR[USBMPHCM] must be programmed so that the maximum internal operating frequency of the Security core and USB modules does not exceed the respective values listed in this table.

<sup>2</sup> The local bus frequency is 1/2, 1/4, or 1/8 of the *lbiu\_clk* frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x the *csb\_clk* frequency (depending on RCWL[LBIUCM]).

Table 58. CSB Frequency Options for Agent Mode

CFG_CLKIN_DIV at Reset <sup>1</sup>	SPMF	csb_clk : Input Clock Ratio <sup>2</sup>	Input Clock Frequency (MHz) <sup>2</sup>			
			16.67	25	33.33	66.67
			csb_clk Frequency (MHz)			
Low	0010	2 : 1				133
Low	0011	3 : 1			100	200
Low	0100	4 : 1		100	133	266
Low	0101	5 : 1		125	166	333
Low	0110	6 : 1	100	150	200	
Low	0111	7 : 1	116	175	233	
Low	1000	8 : 1	133	200	266	
Low	1001	9 : 1	150	225	300	
Low	1010	10 : 1	166	250	333	
Low	1011	11 : 1	183	275		
Low	1100	12 : 1	200	300		
Low	1101	13 : 1	216	325		
Low	1110	14 : 1	233			
Low	1111	15 : 1	250			
Low	0000	16 : 1	266			
High	0010	4 : 1		100	133	266
High	0011	6 : 1	100	150	200	
High	0100	8 : 1	133	200	266	
High	0101	10 : 1	166	250	333	
High	0110	12 : 1	200	300		
High	0111	14 : 1	233			
High	1000	16 : 1	266			

<sup>1</sup> CFG\_CLKIN\_DIV doubles csb\_clk if set high.

<sup>2</sup> CLKIN is the input clock in host mode; PCI\_CLK is the input clock in agent mode.

DDR2 memory may be used at 133 MHz provided that the memory components are specified for operation at this frequency.

## 19.2 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb\_clk*) and the e300 core clock (*core\_clk*). Table 59 shows the encodings for RCWL[COREPLL]. COREPLL values that are not listed in Table 59 should be considered as reserved.

## 20 Thermal

This section describes the thermal specifications of the MPC8347E.

### 20.1 Thermal Characteristics

[Table 61](#) provides the package thermal characteristics for the 672 35 × 35 mm TBGA of the MPC8347E.

**Table 61. Package Thermal Characteristics for TBGA**

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection on single-layer board (1s)	$R_{\theta JA}$	14	°C/W	1, 2
Junction-to-ambient natural convection on four-layer board (2s2p)	$R_{\theta JMA}$	11	°C/W	1, 3
Junction-to-ambient (@ 200 ft/min) on single-layer board (1s)	$R_{\theta JMA}$	11	°C/W	1, 3
Junction-to-ambient (@ 200 ft/min) on four-layer board (2s2p)	$R_{\theta JMA}$	8	°C/W	1, 3
Junction-to-ambient (@ 2 m/s) on single-layer board (1s)	$R_{\theta JMA}$	9	°C/W	1, 3
Junction-to-ambient (@ 2 m/s) on four-layer board (2s2p)	$R_{\theta JMA}$	7	°C/W	1, 3
Junction-to-board thermal	$R_{\theta JB}$	3.8	°C/W	4
Junction-to-case thermal	$R_{\theta JC}$	1.7	°C/W	5
Junction-to-package natural convection on top	$\Psi_{JT}$	1	°C/W	6

**Notes:**

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal, 1 m/s is approximately equal to 200 linear feet per minute (LFM).
4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

[Table 62](#) provides the package thermal characteristics for the 620 29 × 29 mm PBGA of the MPC8347E.

**Table 62. Package Thermal Characteristics for PBGA**


Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection on single-layer board (1s)	$R_{\theta JA}$	21	°C/W	1, 2
Junction-to-ambient natural convection on four-layer board (2s2p)	$R_{\theta JMA}$	15	°C/W	1, 3
Junction-to-ambient (@ 200 ft/min) on single-layer board (1s)	$R_{\theta JMA}$	17	°C/W	1, 3
Junction-to-ambient (@ 200 ft/min) on four-layer board (2s2p)	$R_{\theta JMA}$	12	°C/W	1, 3
Junction-to-board thermal	$R_{\theta JB}$	6	°C/W	4

**Table 68. SVR Settings (continued)**

MPC8347E	PBGA	8054_0010
MPC8347	PBGA	8055_0010

## 23.2 Part Marking

Parts are marked as in the example shown in [Figure 44](#).



TBGA/PBGA

**Notes:**

ATWLYYWW is the traceability code.

CCCCC is the country code.

MMMMM is the mask number.

YWWLAZ is the assembly traceability code.

**Figure 44. Freescale Part Marking for TBGA or PBGA Devices**